













LP38691-ADJ, LP38693-ADJ, LP38691-ADJ-Q1, LP38693-ADJ-Q1

SNVS324K - JANUARY 2005-REVISED JANUARY 2016

LP3869x-ADJ/Q1 500-mA Low-Dropout CMOS Linear Regulators **Stable With Ceramic Output Capacitors**

Features

- Wide Input Voltage Range: 2.7 V to 10 V
- All WSON Options are Available as AEC-Q100 Grade 1
- Output Voltage Range: 1.25 V to 9 V
- 2% Adjust (ADJ) Pin Voltage Accuracy (25°C)
- Low Dropout Voltage: 250 mV at 500 mA (Typical, 5-V Out)
- Precision (Trimmed) Bandgap Reference
- Ensured Specs for -40°C to +125°C
- 1-µA Off-State Quiescent Current
- Thermal Overload Protection
- Foldback Current Limiting
- Ground (GND) Pin Current: 55 µA (Typical) at Full Load
- Enable (EN) Pin (LP38693-ADJ)

Applications

- Hard Disk Drives
- **Notebook Computers**
- **Battery-Powered Devices**
- Portable Instrumentation

3 Description

The LP3869x-ADJ low-dropout **CMOS** regulators provide 2% precision reference voltage, extremely low dropout voltage (250 mV at 500-mA load current, V_{OUT} = 5 V), and excellent AC performance using ultra-low equivalent resistance (ESR) ceramic output capacitors.

The low thermal resistance of the WSON and SOT-223 packages allow use of the full operating current even in high ambient temperature environments.


The use of a PMOS power transistor means that no DC base drive current is required to bias it, thus allowing the GND-pin current to remain below 100 µA regardless of load current, input voltage, or operating temperature.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LP38691-ADJ	WSON (6)	3.00 mm × 3.00 mm
LP38693-ADJ	SOT-223 (5)	6.50 mm × 3.56 mm
LP30093-ADJ	WSON (6)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Circuits



 $V_{OUT} = V_{ADJ} \times (1 + R1/R2)$

* Minimum value required for stability



Table	of	Contents
-------	----	----------

1	Features 1	7.4 Device Functional Modes 1	2
2	Applications 1	8 Application and Implementation 1	3
3	Description 1	8.1 Application Information 1	
4	Revision History2	8.2 Typical Applications1	3
5	Pin Configuration and Functions3	9 Power Supply Recommendations 1	8
6	Specifications4	10 Layout 1	8
•	6.1 Absolute Maximum Ratings	10.1 Layout Guidelines 1	
	6.2 ESD Ratings: LP38691-ADJ, LP38693-ADJ	10.2 Layout Examples 1	8
	6.3 ESD Ratings: LP38691-ADJ-Q1, LP38693-ADJ-Q1, 4	10.3 WSON Mounting 1	ę
	6.4 Recommended Operating Conditions	11 Device and Documentation Support 2	<u>'</u> (
	6.5 Thermal Information	11.1 Documentation Support	2(
	6.6 Electrical Characteristics5	11.2 Related Links 2	20
	6.7 Typical Characteristics	11.3 Community Resources 2	20
7	Detailed Description 11	11.4 Trademarks 2	20
	7.1 Overview	11.5 Electrostatic Discharge Caution 2	20
	7.2 Functional Block Diagrams	11.6 Glossary 2	20
	7.3 Feature Description	12 Mechanical, Packaging, and Orderable Information	20

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision J (October 2015) to Revision K	Page
•	Added Caution note to Foldback Current Limiting subsection	12
CI	nanges from Revision I (April 2013) to Revision J	Page
•	Added Device Information and Pin Configuration and Functions sections, ESD Ratings table, update Thermal Values; add Feature Description, Device Functional Modes, Application and Implementation, Power Supply Recommendations, Layout, Device and Documentation Support, and Mechanical, Packaging, and Orderable Information sections; update Vin, Vout and Ven pin names to IN, OUT, and EN in text and graphics; modified wording of Description to eliminate redundancy; added top nav icon for reference design.	1
CI	nanges from Revision H (April 2013) to Revision I	Page
•	Changed layout of National Data Sheet to TI format	
•	Changed layout of National Data Sheet to TI format	




5 Pin Configuration and Functions

NGG Package 6-Pin WSON With Exposed Thermal Pad LP38691-ADJ Top View




NC - No internal connection

NGG Package 6-Pin WSON With Exposed Thermal Pad LP38693-ADJ Top View



NDC Package 5-Pin SOT-223 LP38693-ADJ Top View



Pin Functions

	P	IN			
	LP38691-ADJ	LP38693-ADJ		I/O	DESCRIPTION
NAME	WSON	WSON	SOT-223		
DAP	V	V	_	_	WSON Only - The DAP (exposed pad) functions as a thermal connection when soldered to a copper plane. See WSON Mounting section for more information.
EN	_	3	1	I	The EN pin allows the part to be turned to an ON or OFF state by pulling this pin high or low.
GND	2	2	5	_	Circuit ground for the regulator. For the SOT-223 package this is thermally connected to the die and functions as a heat sink when the soldered down to a large copper plane.
IN	1, 6	1, 6	4	I	This is the input supply voltage to the regulator. For WSON devices, both IN pins must be tied together for full current operation (250 mA maximum per pin).
N/C	3	_	_	_	No internal connection.
ADJ	4	4	2	0	The ADJ pin is used to set the regulated output voltage by connecting it to the external resistors R1 and R2 (see <i>Typical Application Circuits</i>).
OUT	5	5	3	I	Regulated output voltage.

Copyright © 2005–2016, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

	MIN	MAX	UNIT
V _(MAX) All pins (with respect to GND)	-0.3	12	V
I _{OUT} ⁽³⁾	Internally limited		V
Power dissipation ⁽⁴⁾	Internally limited		V
Junction temperature	-40	150	00
Storage temperature, T _{stg}	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) If used in a dual-supply system where the regulator load is returned to a negative supply, the OUT pin must be diode clamped to ground.
- (4) At elevated temperatures, device power dissipation must be derated based on package thermal resistance and heatsink values (if a heatsink is used). When using the WSON package, refer to Leadless Leadframe Package (LLP) (SNOA401) and the WSON Mounting section in this data sheet. If power dissipation causes the junction temperature to exceed specified limits, the device will go into thermal shutdown.

6.2 ESD Ratings: LP38691-ADJ, LP38693-ADJ

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 ESD Ratings: LP38691-ADJ-Q1, LP38693-ADJ-Q1

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	2000	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.4 Recommended Operating Conditions

	MIN	NOM MAX	UNIT
V _{IN} supply voltage	2.7	10	V
Operating junction temperature	-40	125	င့

6.5 Thermal Information

		LP3869x-ADJ	LP38693-ADJ	
	THERMAL METRIC ⁽¹⁾	WSON	SOT-223	UNIT
		6 PINS	5 PINS	
R _{0JA} ⁽²⁾	Junction-to-ambient thermal resistance, High-K	50.6	68.5 ⁽³⁾	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	44.4	52.2	
$R_{\theta JB}$	Junction-to-board thermal resistance	24.9	13.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	5.5	C/VV
ΨЈВ	Junction-to-board characterization parameter	25.1	12.8	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	5.4	n/a	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

3) The PCB for the WSON (NGN) package R_{BJA} includes thermal vias under the exposed thermal pad per EIA/JEDEC JESD51-5.

⁽²⁾ Thermal resistance value R_{θJA} is based on the EIA/JEDEC High-K printed circuit board defined by: JESD51-7 - High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages.



6.6 Electrical Characteristics

Unless otherwise specified, limits apply for $T_J = 25$ °C, $V_{IN} = V_{OUT} + 1$ V, $C_{IN} = C_{OUT} = 10$ μ F, $I_{LOAD} = 10$ mA. Minimum and maximum limits are specified through testing, statistical correlation, or design.

	PARAMETER	TEST CONDITION	NS	MIN	TYP ⁽¹⁾	MAX	UNIT
		V _{IN} = 2.7 V		1.225	1.25	1.275	
V_{ADJ}	ADJ pin voltage	3.2 V ≤ V _{IN} ≤ 10 V, 100 µA	< I _L < 0.5 A		1.25		V
▼ ADJ	ADS pill voltage	3.2 V ≤ V _{IN} ≤ 10 V, 100 µA Full operating temperature r	< I _L < 0.5 A range	1.2		1.3	V
		$V_{OUT} + 0.5 \text{ V} \le V_{IN} \le 10 \text{ V}$ $I_L = 25 \text{ mA}$			0.03		
$\Delta V_{OUT}/\Delta V_{IN}$	Output voltage line regulation (2)	V_{OUT} + 0.5 V \leq V_{IN} \leq 10 V I_L = 25 mA Full operating temperature r	range			0.1	%/V
		1 mA < I _L < 0.5 A V _{IN} = V _{OUT} + 1 V			1.8		
ΔV _{OUT} /ΔI _L	Output voltage load regulation (3)		range			5	%/A
		0.4	I _L = 0.1 A		80		
		$(V_{OUT} = 2.5 V)$	I _L = 0.5 A		430		
		(V _{OUT} = 2.5 V)	I _L = 0.1 A			145	
V_{DO}	Dropout voltage ⁽⁴⁾	Full operating temperature range	I _L = 0.5 A			725	
		(V _{OUT} = 3.3 V)	I _L = 0.1 A		65		mV
			I _L = 0.5 A		330		
		(V _{OUT} = 3.3 V) Full operating temperature range	I _L = 0.1 A			110	
			I _L = 0.5 A			550	
		(V _{OUT} = 5 V)	I _L = 0.1 A		45		
			$I_{L} = 0.5 A$		250		
		$(V_{OUT} = 5 V)$	$I_{L} = 0.1 A$			100	
		Full operating temperature range	I _L = 0.5 A			450	
		$V_{IN} \le 10 \text{ V}, I_L = 100 \mu\text{A} - 0.5$	5 A		55		
Q	Quiescent current	$V_{IN} \le 10 \text{ V}, I_L = 100 \mu\text{A} - 0.5$ Full operating temperature r				100	
		V _{EN} ≤ 0.4 V, (LP38693 Only	/)		0.001	1	μA
L(MIN)	Minimum load current	V _{IN} – V _{OUT} ≤ 4 V Full operating temperature r	range			100	
		$V_{IN} - V_{OUT} > 5 V$			350		
FB	Foldback current limit	V _{IN} – V _{OUT} < 4 V			850		mA
PSRR	Ripple rejection	V _{IN} = V _{OUT} + 2 V(DC), with 120-Hz Ripple	1 V(p-p) /		55		dB
T _{SD}	Thermal shutdown activation (junction temp)				160		
T _{SD} (HYST)	Thermal shutdown hysteresis (junction temp)				10		°C
ADJ	ADJ input leakage current	$V_{ADJ} = 0 \text{ V to } 1.5 \text{ V}, V_{IN} = 1$	0 V	-100	0.01	100	nA
e _n	Output noise	BW = 10 Hz to 10 kHz V _{OUT} = 3.3 V			0.7		μV/√Hz
/ _{OUT} (LEAK)	Output leakage current	$V_{OUT} = V_{OUT(NOM)} + 1 V at 1$	10 V _{IN}		0.5	2	μA

⁽¹⁾ Typical numbers represent the most likely parametric norm for 25°C operation.

⁽²⁾ Output voltage line regulation is defined as the change in output voltage from nominal value resulting from a change in input voltage.

⁽³⁾ Output voltage load regulation is defined as the change in output voltage from nominal value as the load current increases from 1 mA to full load.

⁽⁴⁾ Dropout voltage is defined as the minimum input to output differential required to maintain the output within 100 mV of nominal value.




Electrical Characteristics (continued)

Unless otherwise specified, limits apply for $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT} + 1$ V, $C_{IN} = C_{OUT} = 10$ μ F, $I_{LOAD} = 10$ mA. Minimum and maximum limits are specified through testing, statistical correlation, or design.

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
		Output = OFF state Full operating temperature range			0.4	
V	Enable voltage (LP38693	Output = ON state, V _{IN} = 4 V Full operating temperature range	1.8			V
V _{EN}	Only)	Output = ON state, V _{IN} = 6 V Full operating temperature range	3			V
		Output = ON state, V _{IN} = 10 V Full operating temperature range	4			
I _{EN}	EN pin leakage (LP38693 only)	V _{EN} = 0 V or 10 V, V _{IN} = 10 V	-1	0.001	1	μΑ

6.7 Typical Characteristics


Unless otherwise specified: T_J = 25°C, C_{IN} = C_{OUT} = 10 μ F, EN pin is tied to IN (LP38693-ADJ only), V_{OUT} = 1.25 V, V_{IN} = V_{OUT} 1 V, I_{LOAD} = 10 mA.





Typical Characteristics (continued)


Unless otherwise specified: T_J = 25°C, C_{IN} = C_{OUT} = 10 μF , EN pin is tied to IN (LP38693-ADJ only), V_{OUT} = 1.25 V, V_{IN} = V_{OUT} 1 V, I_{LOAD} = 10 mA.





Typical Characteristics (continued)


Unless otherwise specified: T_J = 25°C, C_{IN} = C_{OUT} = 10 μ F, EN pin is tied to IN (LP38693-ADJ only), V_{OUT} = 1.25 V, V_{IN} = V_{OUT} 1 V, I_{LOAD} = 10 mA.






Typical Characteristics (continued)


Unless otherwise specified: T_J = 25°C, C_{IN} = C_{OUT} = 10 μ F, EN pin is tied to IN (LP38693-ADJ only), V_{OUT} = 1.25 V, V_{IN} = V_{OUT} 1 V, I_{LOAD} = 10 mA.




0.034 0.032 0.03 $\Delta V_{OUT}/\Delta V_{IN}$ (%/V) 0.028 0.026 0.024 0.022 0.02 -25 -50 0 25 50 75 100 125 TEMPERATURE (°C)

Figure 17. Load Regulation vs Temperature







 $V_{OUT} = 1.25 \text{ V}$

Figure 20. V_{OUT} vs V_{IN}




Figure 19. V_{OUT} vs V_{IN}




Figure 21. V_{OUT} vs. V_{IN}, Power-up

50 µs/DIV

Figure 22. V_{OUT} vs. V_{EN} , On (LP38693-ADJ only)

 $V_{OUT} = 1.8 V$



Typical Characteristics (continued)

Unless otherwise specified: T_J = 25°C, C_{IN} = C_{OUT} = 10 μ F, EN pin is tied to IN (LP38693-ADJ only), V_{OUT} = 1.25 V, V_{IN} = V_{OUT} 1 V, I_{LOAD} = 10 mA.




Figure 25. Dropout Voltage vs. I_{OUT}



7 Detailed Description

7.1 Overview

The LP3869x-ADJ devices are designed to meet the requirements of portable, battery-powered digital systems providing an accurate output voltage with fast start-up. When disabled via a low logic signal at the enable pin (EN), the power consumption is reduced to virtually zero (LP38693-ADJ only).

These LP3869x-ADJ devices perform well with a single 1-µF input capacitor and a single 1-µF ceramic output capacitor.

7.2 Functional Block Diagrams




Figure 26. LP38691 Functional Diagram (WSON)




Figure 27. LP38693 Functional Diagram (SOT-223, WSON)



7.3 Feature Description

7.3.1 Enable (EN)

The LP38693-ADJ has an enable pin (EN) which allows an external control signal to turn the regulator output to either an ON or OFF state. The Enable on/off threshold has no hysteresis. The voltage signal must rise and fall cleanly, and promptly, through the on and off voltage thresholds. The EN pin voltage must be higher than the $V_{EN(MIN)}$ threshold to ensure that the device is fully enabled under all operating conditions. The EN pin voltage must be lower than the $V_{EN(MAX)}$ threshold to ensure that the device is fully disabled. The EN pin has no internal pullup or pulldown to establish a default condition and, as a result, this pin must be terminated either actively or passively. If the EN pin is driven from a source that actively pulls high and low, the drive voltage should not be allowed to go below ground potential or higher than V_{IN} . If the application does not require the enable function, the EN pin should be connected directly to the IN pin.

7.3.2 Thermal Overload Protection (T_{SD})

Thermal shutdown disables the output when the junction temperature rises to approximately 160°C which allows the device to cool. When the junction temperature cools to approximately 150°C, the output circuitry enables.

Based on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This thermal cycling limits the dissipation of the regulator and protects it from damage as a result of overheating. The T_{SD} circuitry of the LP38693 has been designed to protect against temporary thermal overload conditions.

The T_{SD} circuitry was not intended to replace proper heat-sinking. Continuously running the LP38693 device into thermal shutdown degrades device reliability.

7.3.3 Foldback Current Limiting

Foldback current limiting is built into the LP3869x-ADJ devices which reduces the amount of output current the part can deliver as the output voltage is reduced. The amount of load current is dependent on the differential voltage between the V_{IN} and V_{OUT} . Typically, when this differential voltage exceeds 5 V, the load current will limit at about 350 mA. When the $V_{\text{IN}}-V_{\text{OUT}}$ differential is reduced below 4 V, load current is limited to about 850 mA.

CAUTION

When toggling the LP38693 Enable (EN) after the input voltage (V_{IN}) is applied, the foldback current limit circuitry is functional the first time that the EN pin is taken high. The foldback current limit circuitry is non-functional the second, and subsequent, times that the EN pin is taken high. Depending on the input and output capacitance values the input inrush current may be higher than expected which can cause the input voltage to droop.

If the EN pin is connected to the IN pin, the foldback current limit circuitry is functional when V_{IN} is applied if V_{IN} starts from less than 0.4 V.

7.4 Device Functional Modes

7.4.1 Enable (EN)

The LP38693-ADJ may be switched to the ON or OFF state by logic input at the EN pin. A logic-high voltage on the EN pin turns the device to the ON state. A logic-low voltage on the EN pin turns the device to the OFF state. If the application does not require the shutdown feature, the EN pin must be tied to V_{IN} to keep the regulator output permanently in the ON state when power is applied.

To ensure proper operation, the signal source used to drive the EN input must be able to swing above and below the specified turnon or turnoff voltage thresholds listed in the *Electrical Characteristics* section under V_{EN} .



8 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information


The LP3869x-ADJ can provide 500 mA output current with 2.7 V to 10 V input. Adjustable output voltage in the range of 1.25 V to 9 V. LP3869x-ADJ is stable with a 1- μ F ceramic output capacitor. Typical output noise is 0.7 μ V_{RMS} at frequencies from 10 Hz to 10 kHz. Typical PSSR is 55 dB at 1 kHz.

8.2 Typical Applications



^{*} Minimum value required for stability

Figure 28. LP38691-ADJ Typical Application



^{*} Minimum value required for stability

Figure 29. LP38693-ADJ Typical Application

8.2.1 Design Requirements

For typical LDO CMOS linear regulators, use the parameters listed in Table 1.

Table 1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE				
Input voltage range	2.7 V to 10 V				
Output range	Adjustable				
Output current	500 mA (maximum)				
Output capacitor range	1 μF				

Copyright © 2005–2016, Texas Instruments Incorporated



8.2.2 Detailed Design Procedure

8.2.2.1 Setting the Output Voltage

The output voltage is set using the external resistors R1 and R2 (see *Typical Applications* . The output voltage will be given by Equation 1:

$$V_{OUT} = V_{ADJ} \times (1 + (R1/R2))$$
 (1)

Because the part has a minimum load current requirement of 100 μ A, it is recommended that R2 always be 12 $k\Omega$ or less to provide adequate loading. Even if a minimum load is always provided by other means, it is not recommended that very high value resistors be used for R1 and R2 because it can make the ADJ node susceptible to noise pickup. A maximum Ohmic value of 100 $k\Omega$ is recommended for R2 to prevent this from occurring.

8.2.2.2 External Capacitors

In common with most regulators, the LP3869x-ADJ devices require an external capacitors for regulator stability. The devices are specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

8.2.2.3 Input Capacitor

An input capacitor of at least 1 μ F is required (ceramic recommended). The capacitor must be located not more than one centimeter from the input pin and returned to a clean analog ground.

8.2.2.4 Output Capacitor

An output capacitor is required for loop stability. It must be located less than 1 centimeter from the device and connected directly to the output and ground pins using traces which have no other currents flowing through them.

The minimum amount of output capacitance that can be used for stable operation is 1 μ F. Ceramic capacitors are recommended; the LP3869x-ADJ devices were designed for use with ultra-low equivalent series resistance (ESR) capacitors. The LP3869x-ADJ is stable with any output capacitor ESR between 5 m Ω to 500 m Ω .

8.2.2.5 Capacitor Characteristics

It is important that capacitance tolerance and variation with temperature be taken into consideration when selecting a capacitor so that the minimum required amount of capacitance is provided over the full operating temperature range.

8.2.2.5.1 Ceramic Capacitors

For values of capacitance in the 10- to $100-\mu F$ range, ceramics are usually larger and more costly than tantalums but give superior AC performance for bypassing high frequency noise because of very low ESR (typically less than $10~m\Omega$). However, some dielectric types do not have good capacitance characteristics as a function of voltage and temperature.

The LP3869x-ADJ is designed to work with ceramic capacitors on the output to take advantage of the benefits they offer. For capacitance values in the range of 0.47 μ F to 4.7 μ F, ceramic capacitors are the smallest, least expensive and have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical 1- μ F ceramic capacitor is in the range of 20 m Ω to 40 m Ω , which easily meets the ESR requirement for stability for the LP3869x.

Z5U and Y5V dielectric ceramics have capacitance that drops severely with applied voltage. A typical Z5U or Y5V capacitor can lose 60% of its rated capacitance with half of the rated voltage applied to it. The Z5U and Y5V also exhibit a severe temperature effect, losing more than 50% of nominal capacitance at high and low limits of the temperature range.

X7R and X5R dielectric ceramic capacitors are strongly recommended if ceramics are used, as they typically maintain a capacitance range within ±20% of nominal over full operating ratings of temperature and voltage. Of course, they are typically larger and more costly than Z5U/Y5U types for a given voltage and capacitance.



8.2.2.5.2 Tantalum Capacitors

Solid tantalum capacitors have good temperature stability: a high-quality tantalum capacitor typically shows a capacitance value that varies less than 10-15% across the full temperature range of -40°C to 125°C. ESR will vary only about 2x going from the high to low temperature limits.

The increasing ESR at lower temperatures can cause oscillations when marginal quality capacitors are used (if the ESR of the capacitor is near the upper limit of the stability range at room temperature).

8.2.2.6 RFI/EMI Susceptibility

Radio frequency interference (RFI) and electromagnetic interference (EMI) can degrade the performance of any integrated circuit because of the small dimensions of the geometries inside the device. In applications where circuit sources are present which generate signals with significant high frequency energy content (> 1 MHz), care must be taken to ensure that this does not affect the device regulator.

If RFI/EMI noise is present on the input side of the regulator (such as applications where the input source comes from the output of a switching regulator), good ceramic bypass capacitors must be used at the input pin of the device.

If a load is connected to the device output which switches at high speed (such as a clock), the high-frequency current pulses required by the load must be supplied by the capacitors on the device output. Because the bandwidth of the regulator loop is less than 100 kHz, the control circuitry cannot respond to load changes above that frequency. This means the effective output impedance of the device at frequencies above 100 kHz is determined only by the output capacitors.

In applications where the load is switching at high speed, the output of the device may need RF isolation from the load. It is recommended that some inductance be placed between the output capacitor and the load, and good RF bypass capacitors be placed directly across the load.

PCB layout is also critical in high noise environments, because RFI/EMI is easily radiated directly into PC traces. Noisy circuitry should be isolated from *clean* circuits where possible, and grounded through a separate path. At MHz frequencies, ground planes begin to look inductive and RFI/ EMI can cause ground bounce across the ground plane. In multi-layer PCB applications, care should be taken in layout so that noisy power and ground planes do not radiate directly into adjacent layers which carry analog power and ground.

8.2.2.7 Output Noise

Noise is specified in two ways:

- Spot Noise or Output Noise Density is the RMS sum of all noise sources, measured at the regulator output, at a specific frequency (measured with a 1-Hz bandwidth). This type of noise is usually plotted on a curve as a function of frequency.
- Total Output Noise or Broad-Band Noise is the RMS sum of spot noise over a specified bandwidth, usually several decades of frequencies.

Attention should be paid to the units of measurement. Spot noise is measured in units $\mu V \sqrt{Hz}$ or $nV \sqrt{Hz}$, and total output noise is measured in μV_{RMS} .

The primary source of noise in low-dropout regulators is the internal reference. Noise can be reduced in two ways: by increasing the transistor area or by increasing the current drawn by the internal reference. Increasing the area will decrease the chance of fitting the die into a smaller package. Increasing the current drawn by the internal reference increases the total supply current (GND pin current).

8.2.2.8 Power Dissipation

Knowing the device power dissipation and proper sizing of the thermal plane connected to the tab or pad is critical to ensuring reliable operation. Device power dissipation depends on input voltage, output voltage, and load conditions and can be calculated with Equation 2.

$$P_{D(MAX)} = (V_{IN(MAX)} - V_{OUT}) \times I_{OUT(MAX)}$$
(2)

Power dissipation can be minimized, and greater efficiency can be achieved, by using the lowest available voltage drop option that would still be greater than the dropout voltage (V_{DO}). However, keep in mind that higher voltage drops result in better dynamic (that is, PSRR and transient) performance.

Copyright © 2005–2016, Texas Instruments Incorporated



On the WSON (DRV) package, the primary conduction path for heat is through the exposed power pad to the PCB. To ensure the device does not overheat, connect the exposed pad, through thermal vias, to an internal ground plane with an appropriate amount of copper PCB area.

On the VSSOP (DGK) and SOT-223 (NDC) packages, the primary conduction path for heat is through the pins to the PCB.

The maximum allowable junction temperature $(T_{J(MAX)})$ determines maximum power dissipation allowed $(P_{D(MAX)})$ for the device package.

Power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance $(R_{\theta JA})$ of the combined PCB and device package and the temperature of the ambient air (T_A) , according to Equation 3 or Equation 4:

$$T_{J(MAX)} = T_{A(MAX)} + (R_{\theta JA} \times P_{D(MAX)})$$
(3)

$$P_{D(MAX)} = (T_{J(MAX)} - T_{A(MAX)}) / R_{\theta JA}$$

$$\tag{4}$$

Unfortunately, this $R_{\theta JA}$ is highly dependent on the heat-spreading capability of the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The $R_{\theta JA}$ recorded in *Thermal Information* is determined by the specific EIA/JEDEC JESD51-7 standard for PCB and copper-spreading area, and is to be used only as a relative measure of package thermal performance. For a well-designed thermal layout, $R_{\theta JA}$ is actually the sum of the package junction-to-case (bottom) thermal resistance ($R_{\theta JCbot}$) plus the thermal resistance contribution by the PCB copper area acting as a heat sink.

8.2.2.9 Estimating Junction Temperature

The EIA/JEDEC standard recommends the use of psi (Ψ) thermal characteristics to estimate the junction temperatures of surface mount devices on a typical PCB board application. These characteristics are not true thermal resistance values, but rather package specific thermal characteristics that offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of copper-spreading area. The key thermal characteristics (Ψ_{JT} and Ψ_{JB}) are given in *Thermal Information* and are used in accordance with Equation 5 or Equation 6.

$$T_{J(MAX)} = T_{TOP} + (\Psi_{JT} \times P_{D(MAX)})$$

where

- P_{D(MAX)} is explained in Equation 2.
- T_{TOP} is the temperature measured at the center-top of the device package.

(5)

$$T_{J(MAX)} = T_{BOARD} + (\Psi_{JB} \times P_{D(MAX)})$$

where

- P_{D(MAX)} is explained in Equation 2.
- T_{BOARD} is the PCB surface temperature measured 1-mm from the device package and centered on the package edge.

For more information about the thermal characteristics Ψ_{JT} and Ψ_{JB} , see the TI Application Report Semiconductor and IC Package Thermal Metrics (SPRA953), available for download at www.ti.com.

For more information about measuring T_{TOP} and T_{BOARD} , see the TI Application Report *Using New Thermal Metrics* (SBVA025), available for download at www.ti.com.

For more information about the EIA/JEDEC JESD51 PCB used for validating $R_{\theta JA}$, see the TI Application Report Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs (SZZA017), available for download at www.ti.com.



8.2.2.10 Reverse Voltage

A reverse voltage condition will exist when the voltage at the OUT pin is higher than the voltage at the IN pin. Typically this will happen when V_{IN} is abruptly taken low and C_{OUT} continues to hold a sufficient charge such that the input to output voltage becomes reversed. A less common condition is when an alternate voltage source is connected to the output.

There are two possible paths for current to flow from the OUT pin back to IN during a reverse voltage condition.

- 1. While V_{IN} is high enough to keep the control circuity alive, and the EN pin (LP38693-ADJ only) is above the $V_{EN(ON)}$ threshold, the control circuitry will attempt to regulate the output voltage. If the input voltage is less than the programmed output voltage, the control circuit will drive the gate of the pass element to the full ON condition. In this condition, reverse current will flow from the OUT to the IN pin, limited only by the $R_{DS(ON)}$ of the pass element and the output to input voltage differential. Discharging an output capacitor up to 1000 μ F in this manner will not damage the device as the current will rapidly decay. However, continuous reverse current should be avoided. When the EN pin is low, this condition will be prevented.
- 2. The internal PFET pass element has an inherent parasitic diode. During normal operation, the input voltage is higher than the output voltage and the parasitic diode is reverse biased. However, when V_{IN} is below the value where the control circuity is alive, or the EN pin is low (LP38693-ADJ only), and the output voltage is more than 500 mV (typical) above the input voltage the parasitic diode becomes forward biased and current flows from the output pin to the input pin through the diode. The current in the parasitic diode should be limited to less than 1-A continuous and 5-A peak.

If used in a dual-supply system where the regulator output load is returned to a negative supply, the OUT pin must be diode clamped to ground to limit the negative voltage transition. A Schottky diode is recommended for this protective clamp.

8.2.3 Application Curve




Figure 30. Line Transient Response

Copyright © 2005–2016, Texas Instruments Incorporated



9 Power Supply Recommendations

The LP3869x-ADJ devices are designed to operate from an input supply voltage range of 2.7 V to 10 V. The input supply should be well regulated and free of spurious noise. To ensure that the device output voltage is well regulated, input supply should be at least V_{OUT} + 0.5 V, or 2.7 V, whichever is higher. A minimum capacitor value of 1-µF is required to be within 1 cm of the IN pin.

10 Layout


10.1 Layout Guidelines

Good PC layout practices must be used or instability can be induced because of ground loops and voltage drops. The input and output capacitors must be directly connected to the input, output, and ground pins of the regulator using traces which do not have other currents flowing in them (Kelvin connect).

The best way to do this is to lay out CIN and COUT near the device with short traces to the IN, OUT, and GND pins. The regulator ground pin should be connected to the external circuit ground so that the regulator and its capacitors have a "single point ground."

It should be noted that stability problems have been seen in applications where "vias" to an internal ground plane were used at the ground points of the device and the input and output capacitors. This was caused by varying ground potentials at these nodes resulting from current flowing through the ground plane. Using a single point ground technique for the regulator and its capacitors fixed the problem. Because high current flows through the traces going into V_{IN} and coming from V_{OUT}, Kelvin connect the capacitor leads to these pins so there is no voltage drop in series with the input and output capacitors.

10.2 Layout Examples



ground layer

VIA connect to




Figure 31. SOT-223 Layout

Figure 32. WSON LP38693 Layout



SNVS324K - JANUARY 2005 - REVISED JANUARY 2016





10.3 WSON Mounting

The NGG0006A (No Pullback) 6-Lead WSON package requires specific mounting techniques which are detailed in the TI Application Report*Leadless Leadframe Package (LLP)* SNOA401. Referring to the section *PCB Design Recommendations*, it should be noted that the pad style which should be used with the WSON package is the NSMD (non-solder mask defined) type. Additionally, it is recommended the PCB terminal pads to be 0.2 mm longer than the package pads to create a solder fillet to improve reliability and inspection.

The thermal dissipation of the WSON package is directly related to the printed circuit board construction and the amount of additional copper area connected to the DAP. The DAP (exposed pad) on the bottom of the WSON package is connected to the die substrate with a conductive die attach adhesive. The DAP has no direct electrical (wire) connection to any of the pins. There is a parasitic PN junction between the die substrate and the device ground. As such, it is strongly recommend that the DAP be connected directly to the ground at device pin 2 (GND). Alternatively, but not recommended, the DAP may be left floating (no electrical connection). The DAP must not be connected to any potential other than ground.



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- Leadless Leadframe Package (LLP) (SNOA401)
- Semiconductor and IC Package Thermal Metrics (SPRA953)
- Using New Thermal Metrics (SBVA025)
- Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs (SZZA017)

11.2 Related Links

Table 2 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER SAMPLE & BUY		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
LP38691-ADJ	Click here	Click here	Click here	Click here	Click here	
LP38693-ADJ	Click here	Click here	Click here	Click here	Click here	
LP38691-ADJ-Q1	Click here	Click here	Click here	Click here	Click here	
LP38693-ADJ-Q1	Click here	Click here	Click here	Click here	Click here	

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





11-Jan-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LP38691QSD-ADJ/NOPB	ACTIVE	WSON	NGG	6	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L251B	Samples
LP38691QSDX-ADJ/NOPB	ACTIVE	WSON	NGG	6	4500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L251B	Samples
LP38691SD-ADJ	NRND	WSON	NGG	6	1000	Non-RoHS & Green	Call TI	Call TI	-40 to 125	L117B	
LP38691SD-ADJ/NOPB	ACTIVE	WSON	NGG	6	1000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	L117B	Samples
LP38691SDX-ADJ/NOPB	ACTIVE	WSON	NGG	6	4500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	L117B	Samples
LP38693MP-ADJ/NOPB	ACTIVE	SOT-223	NDC	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LJUB	Samples
LP38693MPX-ADJ/NOPB	ACTIVE	SOT-223	NDC	5	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LJUB	Samples
LP38693QSD-ADJ/NOPB	ACTIVE	WSON	NGG	6	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LLRB	Samples
LP38693QSDX-ADJ/NOPB	ACTIVE	WSON	NGG	6	4500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LLRB	Samples
LP38693SD-ADJ/NOPB	ACTIVE	WSON	NGG	6	1000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	L127B	Samples
LP38693SDX-ADJ/NOPB	ACTIVE	WSON	NGG	6	4500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	L127B	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.





11-Jan-2021

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LP38691-ADJ, LP38691-ADJ-Q1, LP38693-ADJ, LP38693-ADJ-Q1:

- Catalog: LP38691-ADJ, LP38693-ADJ
- Automotive: LP38691-ADJ-Q1, LP38691-Q1, LP38691-Q1, LP38693-ADJ-Q1, LP38693-Q1, LP38693-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP38691QSD-ADJ/NOPB	WSON	NGG	6	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LP38691QSDX-ADJ/NOP B	WSON	NGG	6	4500	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LP38691SD-ADJ	WSON	NGG	6	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LP38691SD-ADJ/NOPB	WSON	NGG	6	1000	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LP38691SDX-ADJ/NOPB	WSON	NGG	6	4500	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LP38693MP-ADJ/NOPB	SOT-223	NDC	5	1000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LP38693MPX-ADJ/NOPB	SOT-223	NDC	5	2000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LP38693QSD-ADJ/NOPB	WSON	NGG	6	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LP38693QSDX-ADJ/NOP B	WSON	NGG	6	4500	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LP38693SD-ADJ/NOPB	WSON	NGG	6	1000	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LP38693SDX-ADJ/NOPB	WSON	NGG	6	4500	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP38691QSD-ADJ/NOPB	WSON	NGG	6	1000	210.0	185.0	35.0
LP38691QSDX-ADJ/NOPB	WSON	NGG	6	4500	367.0	367.0	35.0
LP38691SD-ADJ	WSON	NGG	6	1000	210.0	185.0	35.0
LP38691SD-ADJ/NOPB	WSON	NGG	6	1000	200.0	183.0	25.0
LP38691SDX-ADJ/NOPB	WSON	NGG	6	4500	346.0	346.0	35.0
LP38693MP-ADJ/NOPB	SOT-223	NDC	5	1000	367.0	367.0	35.0
LP38693MPX-ADJ/NOPB	SOT-223	NDC	5	2000	367.0	367.0	35.0
LP38693QSD-ADJ/NOPB	WSON	NGG	6	1000	210.0	185.0	35.0
LP38693QSDX-ADJ/NOPB	WSON	NGG	6	4500	367.0	367.0	35.0
LP38693SD-ADJ/NOPB	WSON	NGG	6	1000	200.0	183.0	25.0
LP38693SDX-ADJ/NOPB	WSON	NGG	6	4500	346.0	346.0	35.0





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated