

J1
Signal in
sig_p
sig_n
R3
499
C1
1n
U1A
OPA189
Zero drift
R5
2.49k
R8
499
C4
1n
U5
Input selector
SIG+
SIG−
CAL+
CAL−
OUT+
OUT−
SEL0
SEL1
VDD
GND
cal_p
cal_n
in_sel0
in_sel1
+AVDD
AGND
C3
10n
R7A
715
R7B
162
R7C
39.2
C6
10n
J3
Cal ref in
R4
499
C2
1n
U1B
R6
2.49k
R9
499
C5
1n
U4
Gain mux
rg_s1
rg_s2
rg_s3
gain_a0
gain_a1
gain_en
U2
AD7124-8
ainp
ainm
vref
SCLK
DIN
DOUT/RDY
CS
IOVDD
DGND
spi_sclk
spi_mosi
spi_miso
spi_cs
+3V3
U3
2.5 V
VIN
VOUT
vref_raw
R10
100
C7
47u
J2
To MCU
#FLG01
#FLG02
#FLG03
#FLG04
PWR_FLAG
pwr
Not fabricated. Amplifier, reference and switch parts to be selected.
Generated by model/daqmodel/kicad.py from the netlist the SPICE deck uses
CGainsWorks
Sheet: /
File: daq_frontend.kicad_sch
Title: Mixed-signal DAQ: analogue front end
Size: A3
Date:
Rev: A
KiCad E.D.A. 8.0.9
Id: 1/1