
Carlos Gross-Martinez


CDA3201C

Logic Design Course


Lab 4: Tracing Master Slave and Waltz Counter




4) [40] Consider the following sequential circuit with two positive-edge-triggered JK flip-flops.




4.a) [4] Trace the timing diagram for the above circuit by hand.



## Logic Drawing JK Flip-Flops Using Logic Chips




4.c) [8] Verify the circuit design/behavior by implementing the circuit using Quartus and the CD4027BE J-K Flip Flop. Review the PowerPoint in this section know how set the value of CLR and X to a value within a time period. SET1 and SET2 are active high so disable them by connecting permanently to low so see how to set a constant (0) throughout the time period, and how to set the fluctuating value of the clock. Turn in a picture of your Schematic and a picture of the VectorWaveForm generated to match the given timing diagram




4.b) [16] Build the above circuit using the CD4027BE dual JK flip-flop logic chip on your breadboard and then connect it to your test platform to test it. Use the chip block diagram below to plan for your wiring. Use 2 logic switches for inputs X and CLR (Reset), and one pulse switch for the Clock. Use 4 LEDs to observe X=J1=K1, Q1=J2=K2\*, Q2, and Z=Q1\*+Q2\*. Tie the SET inputs to low as they are active high. Plan your circuit below.


Observation: If X is kept high, Q1 will toggle at every positive Clock transition because J1=K1=X=1 (toggle mode).



## JK Flip-Flops and Waltz Counter State Diagram and Boolean expression Simplification




Logic Drawing Waltz Counter Using Logic Chips



Quartus Schematic JK Flip-Flops and Waltz Counter AHierarchy 🖺 Files 🗗 Design Units Project Navigator Stratix II: AUTO Compilation Compile Design → Fitter (Place & Route) --- Analysis & Synthesis ± Early Timing Estimate ÷....► I/O Assignment Analysis Design Assistant (Post-Mapping) it .... Netlist Viewers Partition Merge ---- Analysis & Elaboration ■ View Report Edit Settings **(** Combinational ALUTs Ա 🖺 🖺 🖒 🖂 |Lab4\_CounterTracingMasterSlar 🔻 💢 🦸 🍪 🍪 **₩** ALMs **6** Time ( ^ 茶への色色 \*\* Lab4\_CounterTracingMasterSlaveWaltzCounter\_Petrie\_Gross-Martinez.bdf Dr Maria Larrondo Petrie Lab 4 Counter Tracing Master Slave Carlos Gross-Martinez Θ \$ \$ \$ \$ \$ B d<mark>i</mark> **∛** *₹* dia. ø eĭ ⊖ sv **(** 1CLR 1CLR JK FLIP-FLOPS **(** ĭĕ 10N 20 10N 20N 20N

## Quartus Waveform Compilation Result JK Flip-Flops and Waltz Counter



Picture of Completed Circuit on Breadboard

