

Carlos Gross-Martinez

CDA3201C

Logic Design Course

Lab 2: 1 Bit Half Adder, 1 Bit Full Adder, 4 Bit Adder, 5 Bit Adder

$Cout = AB$  – Half Bit Adder





$Sum = A'B + AB'$  – Half Bit Adder

$Cout = AB + AC + BC$  – Full Bit Adder

$Sum = ABC + AB'C' + A'BC' + A'B'C$  – Full Bit Adder

# Truth Table and K-map

$Cout = AB$ ,  $Sum = A'B + AB'$

| <p>* CDA3201 * Intro to Logic Design *</p> <p>Name: <i>Carlos Grossi-Mackenzie</i></p> <p>Grade: /100</p> <p><b>2</b></p> <p>2) [100 Petrie] BINARY ARITHMETIC – 1 bit Half Adder, 1 bit Full Adder, 4 bit Adder</p> <p><u>Arithmetic Operations</u> include ADDITION (+) and MULTIPLICATION (*). <u>Boolean Operations</u> include OR (+) and AND (<math>\bullet</math>). Although the symbols are the same, the operations and results are different. In Lab 1 the circuits performed Boolean Operations. In this lab the circuits will perform the Arithmetic Operation of Addition of Binary Numbers.</p> <p>Add the decimal numbers' (base 10) Add the binary numbers (base 2)</p> <p>Below by hand and show carry below by hand and show carry.</p> <p>Ex. 111</p> <table border="0" style="margin-left: auto; margin-right: auto;"> <tr> <td style="text-align: left; padding-right: 20px;"> <math display="block">\begin{array}{r} \text{Carry} \\ \text{A} \quad 2 \quad 5 \quad 9 \quad 8 \quad 7 \quad 1 \\ + B \quad 1 \quad 2 \quad 3 \quad 4 \quad 2 \quad 9 \\ \hline \text{Cout Sum} \quad 0 \quad 1 \quad 1 \quad 0 \quad 1 \quad 0 \quad 0 \end{array}</math> </td> <td style="text-align: left; padding-right: 20px;"> <math display="block">\begin{array}{r} \text{Carry} \\ \text{101} \quad 0 \quad 0 \quad 1 \quad 1 \\ + 011 \quad 1 \quad 0 \quad 1 \quad 0 \\ \hline \text{100} \quad 0 \quad 1 \quad 1 \quad 0 \end{array}</math> </td> <td style="text-align: right; padding-right: 20px;">         Decimal      Binary<br/>         0      0<br/>         1      1<br/>         2      10<br/>         3      11<br/>         4      100       </td> </tr> </table> <p>Note: Each variable is one digit, the answer takes up 2 variables <math>C_{out}</math> and Sum. If you have more than 1 column of numbers, addition is done from right to left. For the right-most (least significant) column you only add 2 numbers, but for the rest of the columns you add the 2 numbers shown in the column plus the carry from the column to its right. So to build an arithmetic unit that adds we will need two types of components, one that adds 2 binary numbers, and one that adds 3.</p> <ul style="list-style-type: none"> <li>Half Adder is used to add the least significant (right-most) column. It has 2 inputs: A and B, and 2 outputs (one for each digit in the answer). The least significant digit of the answer is called Sum (written below the column), and the most significant digit of the answer is called "carry" (<math>C_{out}</math> written above the next column on left).</li> <li>Full Adder to add each column other than the least significant column. It has 3 inputs: the 2 numbers in the column: A, B, plus the carry <math>C_{in}</math> from the column to its right, now called <math>C_{out}</math>. There are 2 outputs (one for each digit of the answer), the least significant digit is the Sum, while the most significant is the carry out to the next column to its left, which we call <math>C_{in}</math>.</li> </ul> <p>2.a.1 [5 Petrie]: Complete the Truth Table on the right for a Half Adder to add two binary digits (bits), A and B, to get a two-bit answer, the Sum is the least significant bit, <math>C_{out}</math> is the most significant bit or "carry". Write the Minterm # and the product associated with each row, then add A and B in decimal and binary.</p> <p>2.a.2 [5 Petrie]: Write the Boolean expression as a Sum of Minterms and a Canonical Sum of Products. In (A, B)</p> <p><math>Sum = f(A, B) = \sum m(1, 2, \underline{\hspace{2cm}})</math>, <math>Sum = f(A, B) = \underline{\hspace{2cm}}</math></p> <p><math>Cout = f(A, B) = \sum m(\underline{\hspace{2cm}})</math>, <math>Cout = f(A, B) = \underline{\hspace{2cm}}</math></p> <p>2.a.3 [5 Petrie]: Number each cell (in upper right corner) of the Karnaugh Map (K-Map), enter the corresponding value of the output from the Truth Table, and group to show simplification.</p> <p>2.a.4 [5 Petrie]: From the KMaps find Simplest Sum of Products. Copy the answer on top of next page.</p> <p><math>Sum = \underline{\hspace{2cm}}</math>    <math>Cout = \underline{\hspace{2cm}}</math></p> | $\begin{array}{r} \text{Carry} \\ \text{A} \quad 2 \quad 5 \quad 9 \quad 8 \quad 7 \quad 1 \\ + B \quad 1 \quad 2 \quad 3 \quad 4 \quad 2 \quad 9 \\ \hline \text{Cout Sum} \quad 0 \quad 1 \quad 1 \quad 0 \quad 1 \quad 0 \quad 0 \end{array}$ | $\begin{array}{r} \text{Carry} \\ \text{101} \quad 0 \quad 0 \quad 1 \quad 1 \\ + 011 \quad 1 \quad 0 \quad 1 \quad 0 \\ \hline \text{100} \quad 0 \quad 1 \quad 1 \quad 0 \end{array}$ | Decimal      Binary<br>0      0<br>1      1<br>2      10<br>3      11<br>4      100 | <p>Lab Assignment</p> <p>2</p> <p>Decimal      Binary<br/>         0      0<br/>         1      1<br/>         2      10<br/>         3      11<br/>         4      100</p> <p>Cout</p>  <p>Cout</p>  <p>Minterms      Inputs      Calculate A plus B in decimal      Outputs A plus B in binary</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Product</th> <th>#</th> <th>A</th> <th>B</th> <th>in decimal</th> <th>Cout</th> <th>Sum</th> </tr> </thead> <tbody> <tr> <td><math>A'B'</math></td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td><math>A'B</math></td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td><math>A'B'</math></td> <td>2</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td><math>AB</math></td> <td>3</td> <td>1</td> <td>1</td> <td>2</td> <td>1</td> <td>0</td> </tr> </tbody> </table> <p>Sum</p>  <p>Cout</p>  <p>Dr. Petrie Lab 2, p. 1</p> | Product | #   | A | B | in decimal | Cout | Sum | $A'B'$ | 0 | 0 | 0 | 0 | 0 | 0 | $A'B$ | 1 | 0 | 1 | 1 | 0 | 1 | $A'B'$ | 2 | 1 | 0 | 1 | 0 | 1 | $AB$ | 3 | 1 | 1 | 2 | 1 | 0 |
|---|--|---|---|---|---------|-----|---|---|------------|------|-----|--------|---|---|---|---|---|---|-------|---|---|---|---|---|---|--------|---|---|---|---|---|---|------|---|---|---|---|---|---|
| $\begin{array}{r} \text{Carry} \\ \text{A} \quad 2 \quad 5 \quad 9 \quad 8 \quad 7 \quad 1 \\ + B \quad 1 \quad 2 \quad 3 \quad 4 \quad 2 \quad 9 \\ \hline \text{Cout Sum} \quad 0 \quad 1 \quad 1 \quad 0 \quad 1 \quad 0 \quad 0 \end{array}$  | $\begin{array}{r} \text{Carry} \\ \text{101} \quad 0 \quad 0 \quad 1 \quad 1 \\ + 011 \quad 1 \quad 0 \quad 1 \quad 0 \\ \hline \text{100} \quad 0 \quad 1 \quad 1 \quad 0 \end{array}$  | Decimal      Binary<br>0      0<br>1      1<br>2      10<br>3      11<br>4      100   |   |   |         |     |   |   |            |      |     |        |   |   |   |   |   |   |       |   |   |   |   |   |   |        |   |   |   |   |   |   |      |   |   |   |   |   |   |
| Product   | #  | A   | B   | in decimal  | Cout    | Sum |   |   |            |      |     |        |   |   |   |   |   |   |       |   |   |   |   |   |   |        |   |   |   |   |   |   |      |   |   |   |   |   |   |
| $A'B'$  | 0  | 0   | 0   | 0   | 0       | 0   |   |   |            |      |     |        |   |   |   |   |   |   |       |   |   |   |   |   |   |        |   |   |   |   |   |   |      |   |   |   |   |   |   |
| $A'B$   | 1  | 0   | 1   | 1   | 0       | 1   |   |   |            |      |     |        |   |   |   |   |   |   |       |   |   |   |   |   |   |        |   |   |   |   |   |   |      |   |   |   |   |   |   |
| $A'B'$  | 2  | 1   | 0   | 1   | 0       | 1   |   |   |            |      |     |        |   |   |   |   |   |   |       |   |   |   |   |   |   |        |   |   |   |   |   |   |      |   |   |   |   |   |   |
| $AB$  | 3  | 1   | 1   | 2   | 1       | 0   |   |   |            |      |     |        |   |   |   |   |   |   |       |   |   |   |   |   |   |        |   |   |   |   |   |   |      |   |   |   |   |   |   |

# Logic Drawing Regular

$Cout = AB$ ,  $Sum = A'B + AB'$

\* CDA3201 \* Intro to Logic Design \*

Lab Assignment

2

Name: Carlos Gómez Martínez


Grader:

/100





$Sum = \overline{A}B + A\overline{B}$        $Cout = AB$

- 2.a.5) [10 Petrie] Design a circuit for the optimized  $Cout$  and  $Sum$  as a 2-input (A, B) 2-output ( $Cout$ ,  $Sum$ ) NOT-AND-OR network. Use the shaded gates on the right to help you trace the gates you need. Label all the outputs of the AND gates.

- 2.a.6) [5 Petrie] Create a project in Quartus named Lab2HalfAdder\_Petrie\_YourName. Verify that the NOT AND OR Circuits for  $Sum1$  and  $Cout1$  works by drawing the schematic in a .bsf, compiling and simulating it. Verify that the vwf output matches truth table in 2.a.1. Capture the schematic for your portfolio file.




- 2.a.7) [5 Petrie] Review the NAND equivalent ( $\equiv$ ) substitutions for the NOT, AND, OR, negated OR, and circuits below. Draw missing NANDs, converting to all-NANDs




- 2.a.8) [5 Petrie] Design the following NAND substitutions. Check Boolean Expression reduce equivalently


You only have 3-input NAND gates and you need a 2-input NAND gate, what do you connect to 3<sup>rd</sup> input to give the same result as the 2-input NAND?




You need a 3-input NAND gate and you only have 2-input NAND gates, design a solution



You need a 4 input NAND but only have 2-input NANDs, design a solution



You need a 4 input NAND but only have 3-input NANDs, design a solution



# Logic Drawing NAND Gates and Drawing Using Logic Chips

$Cout = AB$ ,  $Sum = A'B + AB'$

\* CDA3201 \* Intro to Logic Design \*


Lab Assignment

2

Name: Carlos Gross-Martinez


Grade: /20

- 2.a.9) [5 Petrie] Convert the simplified NOT-AND-OR circuit in 2.a.5 to an all-NAND gates. Make sure to remove these pair of extra NANDs to make the **Simplest all NAND circuit**. Label outputs **Cout2**, **Sum2**. Note: when you do the substitution that sometimes you end up with two "NOT's" in a row along the same wire. This "NOT" pair can be removed because they cancel ( $A' \cdot A = 0$ ). You may want to draw it on scratch paper before transferring your design to the diagram on the right.




- 2.a.10) [5 Petrie] Open the 2.a.6 Quartus project. Add to the .bdf file the schematics of the **Cout2** and **Sum2** of all-NAND circuits. Compile, simulate, and verify 2.a.5 and 2.a.7 circuits are equivalent. Capture the all-NAND schematic and vwf results for portfolio.

- 2.a.11) [10 Petrie] Once verified equivalent, plan your wiring below of both circuits but **DO NOT WIRE** on the breadboard. Label all inputs and outputs of the gates used. Note: wires from gray/green tube in kit contains four twisted pairs of wires: **BLACK** and **Brown/White**, **ORANGE** and **Orange/White**, **GREEN** and **Green/White**, **BLUE** and **Blue/White**. These can be used for up to 4 inputs that can be wired. Note: you have other colors that have no corresponding white striped wire: **WHITE**, **GRAY**, **PURPLE**, **YELLOW**; besides these **RED** used for **Vcc** (Power); and **BLACK** used for GND (Ground) (avoid using these in your circuit except for these uses). Use a different colored solid-wire for each input, and corresponding color/white for corresponding NOT (use dashed lines and color below to plan the use of wires).



# Quartus Schematic Regular Gates and NAND Gates

$Cout = AB$ ,  $Sum = A'B + AB'$



For Help, press F1

272, -17

NUM

# Quartus Schematic Compilation Result Regular Gates and NAND Gates

Cout = AB, Sum = A'B + AB'

The schematic diagram illustrates the logic implementation for Cout = AB and Sum = A'B + AB'. The design uses a combination of AND, OR, and NOT gates, along with their complements (NAND, NOR, and NOT). The inputs A and B are processed through various logic stages to produce the final outputs.

**Logic Implementation:**

- Cout = AB:** This output is generated by a single AND gate (inst1) with inputs A and B.
- Sum = A'B + AB'**: This output is generated by a two-input OR gate (inst2) with inputs A'B and AB'.
- Sum = A'B + AB'**: This output is generated by a two-input OR gate (inst3) with inputs A'B and AB'.
- AB + AB'**: This intermediate signal is produced by an AND gate (inst4) with inputs A and B.
- AB + AB'**: This intermediate signal is produced by an AND gate (inst5) with inputs A and B.
- AB + AB'**: This intermediate signal is produced by an AND gate (inst6) with inputs A and B.
- AB + AB'**: This intermediate signal is produced by an AND gate (inst7) with inputs A and B.
- AB + AB'**: This intermediate signal is produced by an AND gate (inst8) with inputs A and B.
- AB + AB'**: This intermediate signal is produced by an AND gate (inst9) with inputs A and B.
- AB + AB'**: This intermediate signal is produced by an AND gate (inst10) with inputs A and B.
- AB + AB'**: This intermediate signal is produced by an AND gate (inst11) with inputs A and B.
- AB + AB'**: This intermediate signal is produced by an AND gate (inst12) with inputs A and B.
- AB + AB'**: This intermediate signal is produced by an AND gate (inst13) with inputs A and B.
- AB + AB'**: This intermediate signal is produced by an AND gate (inst14) with inputs A and B.
- AB + AB'**: This intermediate signal is produced by an AND gate (inst15) with inputs A and B.
- AB + AB'**: This intermediate signal is produced by an AND gate (inst16) with inputs A and B.
- AB + AB'**: This intermediate signal is produced by an AND gate (inst17) with inputs A and B.
- AB + AB'**: This intermediate signal is produced by an AND gate (inst18) with inputs A and B.
- AB + AB'**: This intermediate signal is produced by an AND gate (inst19) with inputs A and B.
- AB + AB'**: This intermediate signal is produced by an AND gate (inst20) with inputs A and B.
- AB + AB'**: This intermediate signal is produced by an AND gate (inst21) with inputs A and B.
- AB + AB'**: This intermediate signal is produced by an AND gate (inst22) with inputs A and B.

**Compiler Tool - Full Compilation Progress:**

| Step                    | Progress (%) | Time (s) |
|-------------------------|--------------|----------|
| Start                   | 00:00:00     | -        |
| Analysis & Synthesis    | 100 %        | 00:00:04 |
| Assembler               | 100 %        | 00:00:09 |
| Classic Timing Analyzer | 100 %        | 00:00:05 |
| Final                   | 100 %        | 00:00:02 |

Quartus II - C:\Users\Carlos.Gross\Desktop\Fall2019\LogicDesign\labs\Lab2\Quartus\Lab2HalfAdder\_Petite\_Gross-Martinez - Lab2HalfAdder\_Petite\_Gross-Martinez

File Edit View Project Assignments Processing Tools Window Help



Project Navigator

| Entity         | Combinational ALUs | ALUs  | Dedicated |
|----------------|--------------------|-------|-----------|
| Sta... II AUTO | 4 (4)              | 2 (2) | 0 (0)     |

| Simulation Report    |
|----------------------|
| Legal Notice         |
| Flow Summary         |
| Flow Settings        |
| Summary              |
| Simulator            |
| Settings             |
| Simulation Waveforms |
| NIU Usage            |
| Simulation Coverage  |
| Messages             |

Compilation Report - Flow Summary


Compiler Tool

Simulator Tool

Simulation Waveforms

Simulation mode: Functional

| A      | Name | Value at |
|--------|------|----------|
| Inputs | 0 ps | 100.0ns  |
| Inputs | 0 ps | 10.0ns   |
| Inputs | 0 ps | 20.0ns   |
| Inputs | 0 ps | 30.0ns   |
| Inputs | 0 ps | 40.0ns   |
| Inputs | 0 ps | 50.0ns   |
| Inputs | 0 ps | 60.0ns   |
| Inputs | 0 ps | 70.0ns   |
| Inputs | 0 ps | 80.0ns   |
| Inputs | 0 ps | 90.0ns   |
| Inputs | 0 ps | 100.0ns  |



Quartus Waveform Compilation Result Regular Gates and NAND Gates  
 $Cout = AB$ ,  $Sum = A'B + AB'$

EDA Netlist Writer

Tasks

Row: Compilation

Time ▲

Task

?

Compile Design

?

Analysis & Synthesis

?

Edit Settings

?

View Report

?

Analysis & Elaboration

?

Partition Merge

?

Netlist Viewers

?

Design Assistant (Post Mapping)

?

I/O Assignment Analysis

?

Early Timing Estimate

?

Filter (Place & Route)

?

Assembler (Generate programming files)

?

Classic Timing Analysis

?

EDA Netlist Writer

## Truth Table and K-map

$$Cout = AB + AC + BC, \text{ Sum} = ABC + AB'C' + A'BC' + A'B'C$$

\* CDA3201 \* Intro to Logic Design \*
Lab Assignment 2

Name: Carlos Gross-Martinez
Grade: /100

2.a.12 [10 Petrie] By abstracting our design for the Half Adder into a "black box", hiding all the gates of the circuit (does not matter if NOT-AND-OR or all-NAND), we can use it as a component to simplify how to design more complex components. Use Half Adders as components to build a Full Adder. A Full Adder adds 3 inputs: Carry-in ( $Cin$ ) plus the two input bits  $A$  and  $B$ . A Half Adder can only add 2 at a time, so we need multiple Half Adders. Figure out how many Half Adders below are needed and connect them to get the  $Cout$  and  $Sum$  answer of a Full Adder.

2.a.13 [5 Petrie] Complete the truth table for a Full Binary Adder. There are 3 inputs:  $A$  and  $B$ , and the carry from previous stage, called  $Cin$ . Label the sum bit is  $Sum3$  and the carry to next stage is  $Cout3$ .

| Inputs |     |       | Outputs in binary<br>$Sum3$ $Cout3$ |         | Decimal | Binary |
|--------|-----|-------|-------------------------------------|---------|---------|--------|
| $A$    | $B$ | $Cin$ | $Sum3$                              | $Cout3$ | 0       | 0      |
| 0      | 0   | 0     | 0                                   | 0       | 1       | 1      |
| 0      | 0   | 1     | 1                                   | 0       | 2       | 10     |
| 0      | 1   | 0     | 1                                   | 0       | 3       | 11     |
| 0      | 1   | 1     | 0                                   | 1       |         |        |
| 1      | 0   | 0     | 1                                   | 0       |         |        |
| 1      | 0   | 1     | 2                                   | 1       |         |        |
| 1      | 1   | 0     | 2                                   | 1       |         |        |
| 1      | 1   | 1     | 3                                   | 1       |         |        |

2.a) [2 Petrie] From the Truth Table, write the Sum of Minterms and the Canonical Sum of Products.

$$Sum3 = f(A, B, Cin) = \sum m(1, 2, 4, 7)$$

$$Sum3a = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C + ABC$$

$$Cout3 = f(A, B, Cin) = \sum m(3, 5, 6, 7)$$

$$Cout3a = \bar{A}B\bar{C} + A\bar{B}C + ABC + A\bar{B}C$$

2.b) [2 Petrie] Optimize the above functions using K-maps, label each cell with the corresponding minterm number in the upper right of each cell, then fill in the values of each cell according to the Truth table, find the groupings and the simpliest Sum of Products:

$Sum3 = f(A, B, Cin) = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C + ABC$

$Cout3 = f(A, B, Cin) = AB + AC + BC$

## Logic Drawing Regular Gates and NAND Gates

$$Cout = AB + AC + BC, \text{ Sum} = ABC + AB'C' + A'BC' + A'B'C$$

\* CDA3281 \* Intro to Logic Design \*


Lab Assignment

2


Grade: /100

Name: Carlos Gross-Moritz

- 2.c) [2-TA] Implement the two optimized functions, as a 3-input (A, B, Cin) 2-output (Sum3, Cout3) NOT-AND-OR network using NOTs and only 2- and 3-input gates (no 4-input)




- 2.d) [2-TA] Convert 2.c to simplest all-NAND circuit by substituting equivalent NANDs configurations (see 2.a.7) (use only 2- and 3- input NAND gates, do not use 4-input NANDs), eliminate pairs of NOTs along a wire. Label outputs Sum4, Cout4.



- 2.g) [2-TA] Create a new project Lab2\_FullAdder\_Petrie\_YourName. Draw schematics Cout3, Sum3; and Cout4, Sum4. Verify that Cout3=Cout4, and Sum3=Sum4 and their output matches the Truth Table for the Full Adder in 2a.13. Capture Schematics and results for your portfolio file.

- 2.e) [4-TA] From the above all-NAND circuit determine how many 7400 and 7410 logic chips you will need of each type (**maximum 4 chips total**) to build the Full Adder Sum4 and Cout4 circuits. Number each NAND gate in 2.d and assign that same number to a gate in the corresponding chip below.


| Chip | How many? |
|------|-----------|
| 7400 | 2         |
| 7410 | 2         |



**IMPORTANT:** You will build a 5-bit Adder by the end of this lab, so first make sure you manage the space available on your breadboard by placing a 74283 4-bit adder 16-pin chip on the left side of your breadboard and the 4 chips for the all-NAND Full Adder to its right. If you do not do this, you may have to redo all the wiring.

On page 6, use the diagrams containing correct number of chips you need for your design and plan your wiring for the Full Adder. Use 3 logic switches as inputs and 2 LEDs for the Output. Build it on the breadboard.

Logic Drawing NAND Gates Using Logic Chips  
 Cout = AB + AC + BC, Sum = ABC + AB'C' + A'BC' + A'B'C



# 16 Bit Adder Diagram

\* CDA3201 • Intro to Logic Design \*

Lab Assignment



2

Name: Carlos Gross-Martinez


Grade: /100

As you see there are many connections to create a 1-bit adder. Now we abstract all those gates into a "black box" as shown at right. We will use the black box as a component to build other things, only worrying about the inputs and outputs and how to interconnect the components, not what is inside the box.


Below we see how we can connect four 1-bit Full Adders to create a 4-bit adder. Note instead of A and B the inputs are a 4-bit number:  $A_4 A_3 A_2 A_1$  and another 4-bit number  $B_4 B_3 B_2 B_1$  and a 1-bit  $C_{in}$ , and the outputs,  $C_{out}$  remains 1 bit but instead of Sum is a 4-bit  $S_4 S_3 S_2 S_1$ .



We can abstract the 4-bit adder we built above into one "black box", which turns out to be packaged into the 74283 chip. Below we see the logical diagram vs pinout diagram of the 74283. Note from the pinouts of the 74283,  $C_0$  is equivalent to  $C_{in}$ ,  $C_4$  is equivalent to  $C_{out}$ , and  $\Sigma$  is  $S$  (Sum).



How do we connect four 74283 4-bit adders to make a 16-bit adder? (Hint: see connections of four 1-bit adders above to make a 4-bit adder above)



## Answer to Lab Manual Question

• CDA3201 • Intro to Logic Design •

## Lab Assignment


2

Name: Carlos Gross-Martin

### Grade:


4100

If we used our 4 bit Full Adder to add a maximum of 4 bit numbers, then there is no carry-in for the least significant bit (LSB), note that the Cin of the LSB needs to be set to zero, and the carry-out from the most significant bit (MSB) is lost, because the sum has a maximum of 4 bits to store the answer. When Cout = 1 the answer is incorrect, and is said to "overflow".



Now you are ready to design the 74283 chip using the tools built into the 74283 chip. The Full Adder we built is shown below as a component. It will be used as the Least Significant Bit (the right most column). If there is no column to the right of our Full Adder, then we should really use a Half Adder but we already have the Full Adder wired. How can we make the Full Adder behave like a Half Adder – there is no carry-in, so to what value should we set Cin of our Full Adder? To what do we connect the Cout of our Full Adder to in the 74283 chip? Make the connections below.

**A B C**




You will NOT do the Quartus for the 5-bit Adder.

2.f) [TA-6] **The 5-bit adder.** Connect your all-NAND 1-bit full adder to the standard 4-bit full adder (Chip 74283) making your adder the LSB of the 5-bit resulting adder. To simplify the testing procedure, set A4 and B4 switches to 0. To test your circuit, try as many input combinations as possible.

Note: you need to wire the 3-bit Adder on your breadboard. Choose the set of chips you selected to build your Full Adder circuit and label only the location of A and B that go onto the *MSB*, the *Cin* and *Cout*. Connect your Full Adder to the 74283 4-bit Adder as you designed above. You do not need to show all the other wiring of the Full Adder, just the pins used to connect to the 74283. Redo the switch connections for the 2 *A<sub>b</sub>*s and the 3 *B<sub>b</sub>*s, and wire up the 3 LEDs for the 3-bit Sum. Note the *Cout* of the 74283 is not part of the Sum and there is not another *end-around* component to do left, so if it is 1, it will be bad because it is not connected to anything so the answer for the 3-bit Sum will be incorrect.


**IMPORTANT:** You will run out of slots for input "A" if you always get the values from the "A" switch. To overcome this, connect only 1 wire from the input switch to a gate that reads "A" input on the back board, then jump from that location to other places that need an "A". This way if you need to change the "A" to another value you only change one wire. You can also wire from switch to one open run, and put a jumper across the switch to have a whole row of 1's available. It was noted many "A"s were present on other boards.

# Logic Drawing 5 Bit Adder Chip 74283




# Quartus Schematic 1 Bit Adder Regular Gates and NAND Gates

$Cout = AB + AC + BC$ ,  $Sum = ABC + AB'C' + A'BC' + A'B'C$




# Quartus Schematic Compilation Result Regular Gates and NAND Gates

$Cout = AB + AC + BC$ ,  $Sum = ABC + AB'C' + A'BC' + A'B'C$



Quartus Waveform Compilation Result Regular Gates and NAND Gates  
Cout = AB + AC + BC, Sum = ABC + AB'C' + A'BC' + A'B'C



Picture of Completed Circuit on Breadboard

