## Assignment – 1

```
Write Verilog Code for 4:1 mux
module mux (
input wire [1:0] select,
input wire [3:0] in,
output reg out);
always @(*) begin
case (select)

2'b00: out = in[0];
2'b01: out = in[1];
2'b10: out = in[2];
2'b11: out = in[3];
default: out = 1'b0;
endcase
end
endmodule
```