



1. List and differentiate b/w Microprocessors & Microcontroller with neat diagrams.

parameters	Microprocessor	Microcontroller
Structure	It has CPU in the chip other devices like I/O port, memory, timer is connected externally.	CPU, Memory, I/O port & all other devices are connected on single chip.
clock speed	The clock speed of the MP is high. It is in terms of GHz. Range from 1GHz to 4GHz.	The clock speed of the MC is less. It is in terms of MHz. Range from MHz to 300Hz.
RAM	The volatile memory for MP is in the range of 512MB to 32GB.	The volatile memory for MC is from 8KB to 256KB.
ROM	The hard disk (ROM) for the MP ranges from 128MB to 2TB.	The hard drive or flash memory is ranged of 32KB to 2MB.
Peripheral Interface	The common peripheral interface for MP is USB, UART, & Ethernet.	The common peripheral interface for MC is I2C, SPI & UART.
Bit size	available from 32bit & 64bit	available from 8, 16 & 32 bit
cost	High	cheaper

power consumption	High	less
size	large	small



2. List few microprocessors & its features

1. Intel pentium - The 1st chip in 1991 that come up with 60 & 66 MHz clock speed, used 3.1 million transistor, 46B of RAM.

- * These was Intel 1st MP that come with pipelining design based on X86 micro architecture (32 bit MP).
- * faster floating point unit.
- * separate code & data caches.

2. Motorola 68000 - Motorola's first 16 bit MP & support Pipelining.

- * There are 17, 32 bit data registers.
- * 32 bit address Register.
- * The data registers can be used to handle 8 bit, 16 bit & 32 bit.
- * There are 7 general purpose registers.
- * To implement OS & protection feature it operates on 2 modes 1) Superior mode 2) user mode.

3. RCA COSMOS CDP 1802 (NASA Voyager 1):-

- * The RCA has static core CMOS design with no maxm clock freq. that means you halt the CPU & restart from the same point where you paused.
- * It has separate 8 pin buses, 8 pin bidirectional data bus & time multiplexed address bus.

a) The 1st MP was 'INTEL 4004' in 1971

- * mainly used in calculators, ATMs & other simple systems
- * maxm clock speed was 740 kHz
- * upto 9600 instructions per second
- * 12 bit address
- * it had a 4 bit address bus
- * 8 bit instructions
- * 4 bit words.

3. List few popular microcontrollers & its features

a) STM32F103C8T6.

features

It is a popular no. of STM32F103XX, medium density performance line family of microcontrollers that feature a high performance ARM Cortex M3, 32 bit RISC core operating at 72 MHz frequency & possess an extensive range of enhanced I/O & peripherals connected to two APB buses.

All members of the STM32F103X family, including the CT86, offer two bit ADC's, three general purpose 16 bit timers plus one PWM timer, as well as standard & advanced communication Interfaces, upto 2 I2C, 2 SPI's & 3 USARTS & USB & a CAN.

b) ATmega328.

1KB EEPROM, 2KB SRAM, 23 general purpose I/O lines, 32 general purpose working registers, three flexible timer with compare modes, internal & external interrupts, serial programmable USART, a byte-oriented 2-wire Serial interface, SPI serial port, 6-channel 10 bit A/D converter

c) PIC16F877A.

Total number of pins - 40

Total number of ports - 5 (port A, B, C, D & E)

Operating Voltage - 2 to 5.5 V

No of I/O pins - 33

No of ADC pins - 14

ADC Resolution - 10bit

No of comparators - 2

No of timers - 3

communication protocols - UART, SPI, I₂C

external oscillator - upto 20MHz.

prog Memory - 14KB

RAM - 368 Bytes

EEPROM - 256 bytes Max

supports both microprocessor Hardware pin & timer
Interrupts

4. which is first microprocessor, list the features

features of The 1st Microprocessor was Intel 4004

- i) maximum clock speed of 740KHz
- ii) up to 92600 instructions per second
- iii) separate program & data storage
- iv) 12-bit addresses
- v) 8-bit instructions
- vi) 4bit words.


5. which is first microcontroller, list the features

The first Microcontroller was TMS 1802.


the features of TMS 1802.

- i) It had 5 thousand transistors
- ii) 3000 bits of program memory
- iii) 128 bits of access memory
- iv) possible to program it to perform a wide range of functions

6. with the neat diagram, list d/f b/w Von Neuman & Harvard



Von Neuman Machine



Harvard Machine

Von-Neuman Architecture


1. In a pure Von Neuman architecture the CPU can be either reading an instruction or reading writing data from/to the memory. Both cannot occur at the same time since the instruction & data use same S/m.
2. Von-Neuman architecture is much slower as it has a single communication pathway.
3. A Von Neuman architecture does not have distinct code & data address spaces.
4. It is not possible to have 2 separate memory S/m for Von Neuman architecture.
5. It has single unified cache which stores both instruction & data.
6. it needs external memory all the time

Harvard Architecture

1. In a computer using Harvard architecture the CPU can both read an instruction & perform a data memory access at same time, even without a cache.
2. It is more faster for avg circuit complexity b/c instruction fetches & data access do not contend for single memory pathways.
3. It has distinct code & data address spaces.
4. It is possible to have 2 separate memory S/m for Harvard architecture.
5. Harvard architecture usually have a multiple cache which stores both instructions & data separately.
6. it may not external memory at all

7) Explain architecture of ARM7

7). explain




- 1) The ARM7 processor has a 32 bit address bus. Hence it can access a total of $2^{32} = 4\text{GB}$ memory address space. As it based on Von Neumann Model this space contains both program & data.
- 2) The ARM7 processor has 32 bit data bus - this bus is used to fetch both instructions as well as data, both instructions & data are 32 bits in size.
- 3) If a instruction is fetched from memory then it goes to instruction decoder.
- 4) If data is fetched from memory then it goes to register file (R0-R15)
- 5) The ALU does triadic operations. Two operands from registers RM & RN are obtained

using A & B buses & result is stored in destⁿ register
 Ro using Result bus.

Eg - ADD R0, R1, R2; R0 \leftarrow R1 + R2.

- * The Multiply Accumulate unit - is a special unit of microprocessor to perform complex arithmetic operations like multiply & divide. The remaining operations like add, sub, & logic operations are performed by ALU

8) With neat diagram, explain block diag of microprocessor.
 Explain units of microprocessor




- * Microprocessor is a controlling unit of microcomputer, fabricated on small chip capable of performing ALU operations & communicating with other devices connected to it.
- * Microprocessor consists of ALU, register array, & a control unit. ALU performs arithmetical & logical operations on data received from memory or an I/p device.
- * Microprocessor follows a sequence : Fetch, decode & execute.
- * Initially, the instructions are stored in memory in a sequential order. The microprocessor fetches the instruction from memory, decodes it & executes the instruction till stop instruction is reached. Later it sends result in binary to output port. B/w these process register stores temporarily data & ALU performs computing function.

9. List the architectural difference b/w 8085 vs 8086.

Property	8085 Microprocessor	8086 Microprocessor
Data Bus size	8 bit	16 bit
Address bus size	16 bit	20 bit
Clock Speed	3MHz	Varies in range 5-8 MHz
Duty cycle for clock	50%	33%.
Flags	It has 5 flags (sign, zero, auxiliary carry, parity).	It has 9 flags (overflow, direction, interrupt trap, sign, zero, parity carry).
Pipelining support	Does not support	Supports
Memory segmentation supports	Does not support	Support.
No of transistors	Nearly 6500	Nearly 29000
Processor type	Accumulator based	General purpose register based.
No. of processors	Only one processor is used	More than one processor is used.
Memory size	64 KB	1 MB.
Instruction	No mul & div instruction	Mul & div instruction are present
Instruction	Does not support	Supports.

10. with a neat diagram, explain block diagram of a microcontroller. Explain the units of microcontroller.



Memory

A microcontroller needs program memory to store programs/instructions to perform defined tasks. This memory is termed as ROM. Furthermore the microcontroller also requires data memory to store the operands on temporary basis. This memory is known as RAM.

Address Bus

Buses of the microcontroller can be defined as group of wires which can act as a medium for transfer data. There are 2 buses present in 8051 MC

- a) Address bus - used to address memory locations, it is 16-bit wide furthermore, the address bus can also be used to transfer data from CPU. Hence for obvious reasons address bus is unidirectional

Interrups - The most powerful attribute of 8051 microcontroller is concept of Interrupts. The interrupt is a mechanism to -

- * temporarily suspend the ongoing program.
- * pass the control to a subroutine
- * Resume the ongoing / main program.

Interrupts can be various types.

- * INTO → external Hardware interrupt
- * TFO - timer overflow interrupt
- * INTI - External Hardware interrupt
- * TFI - Timer / overflow interrupt
- * RI/TI - Serial communication interrupt.

Input / output ports -

The 8051 microcontroller needs to be connected to the peripheral devices in order to control their operations. The I/O ports are responsible for the connection of the microcontroller to its peripheral devices. There are 4 bit I/O ports present in microcontroller.

11. what are addressing mode. Explain the different addressing modes in general.

addressing mode - The term addressing mode refers to the way in which Operand of instruction is specified. The addressing mode specifies a rule of interpreting or modifying the address field of instruction before operand is actually executed.

* Immediate addressing mode.

In this immediate Addressing mode, the data is provided in the instruction itself. The data is provided immediately after the op code.

Eg MOV A, #0AFH;

MOV R3, #45H;

MOV DPTF, #FF00H.

Register addressing mode.

In the addressing mode the source or destⁿ data should be present in register (R0 to R7).

Eg- MOV A,R5;

MOV R2, #45H;

MOV R0,A;

Direct addressing mode.

The source or destⁿ address is specified by using 8bit data in instruction. Only the internal data memory can be used in this mode.

Eg- MOV A,R0;

MOV R2, 45H;

MOV R0, 05H;

Register Indirect addressing mode.

The source or destⁿ address is given in register. By using register indirect addressing mode, the internal or external addresses can be accessed.

MOV 05H, @R0;

MOV @R1, 80H.

Indexed addressing mode.

The source memory can only be accessed from program memory only. The destⁿ operand is always the register A.

MOV A, @A+DPTR,

MOV DPTR, #0180H.

implied addressing mode.

In this mode, there will be single operand. these type of instruction can work specific registers only.

RLA;

SWAPA;

12. Difference b/w RISC & CISC.

- * in RISC, the instruction set size is small while in CISC the instruction set size is large.
- * RISC uses fixed format (32 bits) & mostly register-based instructions whereas CISC uses variable format ranges from 16-64 bits per instruction.
- * RISC uses a single clock & limited addressing mode (i.e., 3-5). On the other hand, CISC uses multi-clock 12 to 24 addressing modes.
- * The number of general-purpose registers that RISC uses ranges from 32-192, on contrary CISC uses 8-24 GPR's.
- * RISC has split data & instruction cache design, as against CISC uses unified cache for data & instructions, although latest designs also uses split caches.
- * Most of CPU control in RISC is hardwired without having a control memory, conversely, CISC is microcoded & uses control memory (ROM), but modern CISC also uses hardwired control.

13. What is code density? What does ARM do to improve the code density?

Code density - ~~Computer~~ the amount of space that an executable program takes up in memory. Code density is important in devices contain a limited amount of memory.

The arm instruction set is designed so that a program can achieve maxm performance with the min. no of instructions. most ARM9TDMI instructions are executed in a single cycle.

The Simple thumb Instruction set offers much increased code density reducing code size & memory requirement.

* code can switch b/w ARM & Thumb instruction sets on any procedure call.

14. little Endian & Big Endian.


Endianness refers to order of storing & reading multi-byte words in memory. Endianness determines if least significant byte of a word that we want to store in memory will go to the highest address of assigned memory space.

There are two possibilities of Endianness:- little Endian & Big Endian

little endian


last byte will be stored first.

32 bit integer



Big endian.

first byte of multi-byte data stored first.



15. what are the d/f b/w assembly & high level language.
- | | | |
|----------|-------------------------|----------------------|
| features | Assembly level language | High level languages |
|----------|-------------------------|----------------------|
1. Abstraction Negligible abstraction with computer language Strong abstraction with computer language.
 2. Use of Interpreter It does not make use of compiler & interpreter as well as interpreter to convert instruction into machine code.
 3. flexibility

* low level language is difficult to use as it requires to elaborate technical details at each step.	* It is readable, machine friendly language that can be easily interpreted at each step.
--	--
 4. Execution.

* Faster execution of programs	* Slow execution of programs.
--------------------------------	-------------------------------
 5. modification

* Modification of prg is difficult	* Easy modification of prg written in high level language
------------------------------------	---
 6. Hardware.

* it is closely related to Hardware & hence used to write hardware programs	* it has no correspondence with hardware & used only to write software appl'n programs
---	--
 7. Examples

* ARM, MIPS, Z80	* C, Fortan, Lisp, Prolog
------------------	---------------------------

High level is preferred over assembly b/c, High level programmer doesn't need to know details about hardware like registers in processor as compared to assembly programmer. Code of assembly language is difficult to understand & debug than high level & high level prgrms run independently of processor type.

16. what a neat diagram explain the programming mode of ARM7

ARM7 Supports Von Neumann Architecture.

* 3 Stage pipelining.

* Instructions are either 32 bits long (in Thumb State)

Data types.

ARM7TDMI supports byte (8 bit), halfword (16 bit) & word (32 bit) data types.

* words must be aligned to 4 byte boundaries

* ARM7TDMI has total 37 Registers.

31 general purpose, 32 bit registers & 6 status Registers but these cannot all be seen at once.

* The processor state & operating mode dictate which registers are available to the programmer.

* The ARM7TDMI contains a current PSR, plus five Saved program status Registers (SPSR's) for use by exception handlers.

These registers.

* hold information about the most recently performed FLD operation

* control the enabling & disabling of interrupts

* set the processor operating mode.

Operating modes.

* ARM7TDMI supports seven modes of operation

* User - The normal ARM program execution state

* FIQ - designed to support adata a data transfer or channel process.

* IRQ (IRQ) - used for general purposes interrupt handling.

- * Supervisor (SVC) - protected mode for the operating system.
- * Abort mode (abt) - Entered after a data or instruction prefetch abort.
- * System (sys) - A privileged user mode for the operating system.

Exception priorities

- * Highest priority:-

1. Reset.

2. Data abort.

3. FIQ


4. IRQ

5. prefetch abort.

- lowest priority

6. Undefined instruction, software interrupt.

17. With road diagram explain architectural roadmap of ARM.



Processor	No. of pipelines	Memory organisation	Clock rate	Future m/ps/MHz
ARM6	3	Von Neumann	25MHz	
ARM7	3	Von Neumann	66MHz	0.9
ARM8	5	Von Neumann	72MHz	1.2
ARM11	8	Von Neumann / Harvard	550MHz	1.2

18. Use & briefly explain significance of ARM processor development of major version of arm architecture can take many years. for eg ARM7 was released in 2007 & ARMv8 was released 6 years later in 2013. B/c the architecture needs to evolve b/w major versions. the extension are added in b/w 3 major updates in architecture.

ARMv8.1-A:

- * atomic memory access instructions
- * limited order regions
- * increased virtual machine table size & virtualisation host extensions.
- * privileged access now (PAN)


ARMv8.2-A:

- * support for 52-bit address
- * The ability for PE's to share Translation Lookaside Buffer (TLB) entries.
- * statistical profiling
- * Reliability availability survivability & support becomes mandatory.

ARMv8.3-A:

- * pointer authentication.
- * Nested virtualization.
- * Improved Java Script type conversion support
- * A change to memory consistency model.

19. from abirds eye view, draw architectural of typical computer architecture



20. List the hierarchy of memory with a neat diagram

Registers

usually, the register is a static RAM (or) SRAM in the processor of computer device which is usually used for holding data word which is typically 64 or 128 bits

- * The program counter register is most important as well as found in all processors.
- * most of the processors are used as status word register as well as accumulator.

Cache memory

cache memory also be found in processor, however rarely it may be another IC which is separated into levels. The cache holds the chunk of data which are frequently used from main memory

Main Memory:


The main memory in computer is nothing but memory unit in CPU that communicates directly. It is main storage of computer. This memory is fast as well as large memory used for storing data through operations of computer.

Magnetic disk:

The magnetic disks in computer are circular plates fabricated of plastic otherwise metal by magnetized material. All disks are in computer turn jointly at high speed. These are usually operated into sections which are named as sectors.

Magnetic tape:


This tape is a normal magnetic recording which is designed with a slender magnetizable coating on an extend plastic film of thin strip. Once data is allowed, then it will be unmounted. * The access time of memory will be slower within magnetic strip as well as it will take a few minutes for accessing a strip.



22. with a neat diagram, explain alignment of data & supported data types from ARM7.

Byte	8 bits	no conditions can be stored at any memory address
Halfword	16 bit	must be 16-bit aligned & it must be an even address
word	32 bit	must be 32 bit aligned & all the addresses should be multiple of 4.

Aligned.



Misaligned.

Memory


0x20	- - - -	- - -
0x21		
0x22		
0x23		
0x24	- - - -	- - -

CPU

starts at odd address so Misaligned	
0x21 - 0x23	

Q1. How does a compiler store data & program.
How user defined variables stored by compiler onto memory.

- * When the programmer creates the program & stores in the disk.
- * This program should be compiled first before it can be executed & this ~~operation~~ compilation has 4/I stages



- * The compiler creates the object file
- * The linker/assembler will link object code with the libraries & create an executable file.
- * Then the loader will put this file onto the primary memory/ RAM so the CPU will execute the ~~object~~ prog / instruction.

The compiler acts as a translator which converts the high level language prg into machine code.

- * The compiler will automatically invokes the preprocessor & will translate prg into Macro file then the compiler will translate this Macro file into object file & saves it as an intermediate file on disk/secondary memory.
- * This obj files still loc in actual memory addrs of func & data variable defined by user.
- * the Bridge mis gap compiler will be constant a "CALL ASSEMBLY" instr & pass to link.

Typically local variable / user defined variables are put on 'stack'. This means that compiler assigns an offset to the stack pointer which can be diff depending on the compilation process progress. The compiler assumes that the memory location like stack pointer + 4 or stack pointer + 8 etc.. can be accessible & writable by prog. Hence this is mapped into assembly instruction.

Then there are variables that are heap allocated. This means there is a library call to request memory from the standard library (alloc). The memory is reserved until the end of prog execution. "alloc" return pointer to memory in a region of memory called "heap".