

# Chapter-1 (Intro Microprocessors)

## The mechanical Age:

- Calculation with machine idea started to 500 BC.
- Babylonians invented Abacus → first mechanical calculator, strings of beads perform calculation.
- 1642, Blaise Pascal invented a calculator constructed of gears and wheels, each gear contained 10 teeth.
- Second gear principle use in automobile odometer. Basis of all mechanical calculator.
- 1823, Royal Astronomical Society commissioned Babbage to build programmable calculating machine to generate Royal Navy navigational tables.
- Babbage began to invent 'Analytical Engine' a steam-powered mechanical computer stored a thousand 20 digit decimal numbers where variable program could modify function to perform calculation. Data were input through punched cards. This used in 1950's and 1960's computers.
- Punched card as input to a weaving machine started by Joseph Jacquard, 1801.
- Analytical Engine required more than 50,000 machined parts. they could not be made with enough precision to allow his engine to function reliably.

# The Electrical Age:

- 1800s saw invent of electric motor by Faraday and  
Bomar Britain introduced electronic calculator in 1970.
- Morris made desktop model four function in size of  
cash register.
- In 1889, Herman Hollerith developed the punch card for  
storing data and also developed mechanical machine that  
counted, sorted and collate information stored on  
punched cards. He use this system to store and tabulate the  
1890 census information.
- IBM (international business machines) formed by him.  
The punched cards used in early computer system  
are often called Hollerith cards.
- 12 bit code used on a punched card is called Hollerith code.
- Zuse constructed a mechanical version of his system 1936  
and constructed first electromechanical computer system Z2  
which gives honour him for work in area of digital  
electronics.
- First electronic computer was invented by Alan Turing  
a special purpose computer to break secret of  
German military codes. The system was vacuum tube  
and machine called Colossus. It was not programmable.

V

Q 1800s saw invent of electric motor by Faraday and Boomar Brain introduced electronic calculator in 1970s.

Q Monroe made desktop model four function in size of cash register.

Q In 1889, Herman Hollerith developed the punch card for storing data and also developed mechanical machine that counted, sorted and collate information stored on punched cards. He use this system to store and tabulate the 1890 census information.

Q IBM (international business machines) formed by him. The punched cards used in early computers of him were often called Hollerith cards.

Q 12 bit code used on a punched card is called Hollerith code.

Q Zuse constructed a mechanical version of his system in 1936 and constructed first electromechanical computer system Z2 which gives honour him for work in area of digital electronics.

Q First electronic computer was invented by Alan Turing a special purpose computer to break secret of German military codes. The system was vacuum tube and machine called Colossus. It was not programmable.

First general purpose programmable electronic computer system developed 1946.

Electronic Numerical Integrator and calculator (ENIAC)

A machine with 17000 vacuum tubes, 500 miles of wire, weighed over 30 tons and about 100000 operations per second. It was programmed by rewriting its circuits and required frequent maintenance.

- 1947 → John Bardeen, William Shockley → develop transistor
- 1958 → Jack Kilby → Integrated circuit
- 1960 → ... → resistor to transistor logic.
- 1971 → Intel Corporation → First microprocessor.

Intel engineer Federico, Ted and Stan developed 4004 microprocessor.

### Programming Advancement:

First machine language was constructed of ones and zeros using binary code. Arranged in the computer memory system as group of instruction called a program.

- John Von Neumann first modern person to develop a system to accept instructions and store them in memory.
- UNIVAC available in 1950, assembly language was used to simplify entering binary code.

general purpose programmable electronic computer  
developed 1946.

### Numerical Integrator and calculator (ENIAC)

size with 17000 vacuum tubes, 500 miles of wire, weighed over  
and about 10000s operations per second. It was programmed  
writing its circuits and required frequent maintenance.

→ John Bardeen, William Shockley → develop transistor

→ Jack Kilby → Integrated circuit

→ Robert Noyce → resistor to transistor logic.

→ Intel Corporation → First microprocessor.

engineers Federico, Ted and Stan developed 4004 microprocessor.

### Programming Advancement:

machine language was constructed of ones and zeros using  
binary code. stored in the computer memory system as  
of instruction called a program.

John von Neumann first modern person to develop a system  
accept instructions and store them in memory.

NIVAC available in 1950, assembly language was used to  
simplify entering binary code.

First general purpose programmable electronic computer system developed 1946.

### Electronic Numerical Integrator and calculator (ENIAC)

A machine with 17000 vacuum tubes, 500 miles of wire, weighed over 30 tons and about 100000 operations per second. It was programmed by rewriting its circuits and required frequent maintenance.

1947 → John Bardeen, William Shockley → develop transistor

1958 → Jack Kilby → Integrated circuit

1960 → Robert Noyce → resistor to transistor logic.

1971 → Intel Corporation → First microprocessor.

Intel engineer Federice, Ted and Stan developed 4004 microprocessor.

### Programming Advancement

First machine language was constructed of ones and zeros using binary code. Stored in the computer memory system as group of instruction called a program.

John von Neumann first modern person to develop a system to accept instruction and store them in memory.

UNIVAC available in 1950, assembly language was used to simplify entering binary code.

1957 Grace Hopper developed first high level programming language FLOWMATIC. Same year, IBM developed FORTRAN (FORmula TRANslator) which allowed to use formula to solve math. similar language, ALGOL (Algorithmic language)

First successful programming language for business application

COBOL (Computer Business oriented Language). Another business language RPG (Report Program Generator) allows programming by specifying form of the input, output and calculations.

BASIC is the easiest programming language to learn used in many computer systems.

BASIC used for 80% of programs written by personal computer users. C# may replace C/C++, JAVA even BASIC.

# Scientific community → primarily use C/C++ → occasionally PASCAL, FORTRAN

# Embedded system developers → 60% C → 30% assembly → 10% BASIC, JAVA

We use Assembly in specific video games. At some newer parallel instructions found on pentium and core2 microprocessors only programmable in assembly.

ADA used by department of defense named after

Augusta Ada Byron.

## Microprocessor Age

- A 4 bit microprocessor programmable controller on a chip intel 4004. Addressed 4096, 4 bit wide memory location.
  - A bit is a binary digit with a value of one or zero.
  - 4 bit-wide memory location often called a nibble. The 4004 instruction set contained 45 instructions.
- 4004 fabricated with then-existent - Metal - of the art P-channel MOSFET technology. Executed instruction at 50 KIPS (Kilo instruction per second) slower than ENIAC. But weighed only less than an ounce.
- 4 bit microprocessor debuted in early game system and small control system.
- It use in low-end application such as microwave ovens and small control systems. Calculators still based on 4 bit BCD (binary coded decimal) code.
- Intel released 8 bit extended version of 4004 microprocessor. Addressed expanded memory of 16K bytes. A byte is 8 bit wide binary number and K is 1024. Additional instruction contained 48 total (8008). But it has small memory size, slow speed and instruction set limitation.
- Intel introduces 8080 microprocessor in 1973 first of the modern 8 bit microprocessors.

## Early 8 bit microprocessor (1971)

<u>Manufacturer</u>	<u>Part number</u>
Fairchild	F-8
Intel	8080
Motorola	MC6800
National Semiconductor	IMP-8
Zilog	Z-8

IBM still produce Motorola type microprocessors.

Zilog still produce microcontrollers and embedded controllers.

## Speciality of 8080

- ① 8080 addressed four times more memory.  
64K bytes vs 16K for 8008
  - ② Takes less than 10x time. Addition take 2.0 nS and in 8008, addition take 20 nS.
  - ③ TTL (transistor-transistor logic) compatible.
  - ④ Interfacing made easier and less expensive.
- The MITS - Altair 8800, was released in 1974. BASIC language interpreter for Altair developed in 1975 by Bill Gates founder of Microsoft Corporation. An assembler program for Altair 8800 was written by Digital Research Corporation.

## The 8085 Microprocessor

In 1977 intel corporation introduced updated version of the 8080, the 8085, slightly more advanced at higher speed than 8080. 769,230 instruction per second vs 500,000 per second on (8080)

Main advantages of 8085 were internal clock generator and system controller and higher clock frequency. Higher level of component integration reduced the 8085's cost.

- Intel has sold over 100 million of 8085. Zilog sold 280 around 500 million.
- Over 700 million microprocessors execute 8085/2-80 compatible code.

## The Modern Microprocessor

In 1978 intel released 8086 then 8088. Both are 16 bit microprocessors. Execute instruction in 40ns. (2.5 millions of instructions per second). They addressed 1M byte of memory. 16 times more memory than 8085. 1M byte memory contains 1024K byte sized memory locations.

Another feature was a 4 or 8 byte instruction cache or queue that prefetched instruction before they were executed. But for much larger instruction caches found in modern microprocessors.

instruction set included multiply and divide instructions, were missing. Number of instructions increased from 45 in 8080 to 246 in 8085 and over 20,000 variations on 8086 and 8088.

16 bit microprocessors provide more internal register storage, allow software to be written more efficiently evolved to meet need for larger memory systems.

In 1981 IBM chose 8088 in its personal computer.

The 16 bit processor provides 1M byte of memory for spreadsheets, word processors, spelling checkers etc.

### The 80286 Microprocessor

The 8088 microprocessor could use only 1MB (megabyte), it was problem for the bigger program like database. So Intel introduced 1.6 M-Byte memory microprocessor named 80286.

Instructions sets are almost identical except few additional instruction. 80286 clock speed increase and execute some instruction in less than 250 NS. 4 million instruction

per second (MIPS)

### 80386 → 32 bit Microprocessor

It could handle 32 bits of data at a time. Access 32 bit memory address. 80386 address 4GB (gigabytes) of memory using 32 bit address but .

$1\text{GB} = 1024\text{M}$ ,  $2^{30}$  locations that is enough to store 1 million type written, double-spaced pages of ASCII text.

1 bit can handle 2 address.

<u>Version</u>	<u>bus</u>	<u>address</u>	<u>memory</u>	<u>work</u>
80386SX	16 bit	24 bit	16 MB	X
80386SL	16 bit	25 bit	32 MB	X
80386LC				had internal cache for faster data handling.
80386EX	24 input / output line.	26 bit bus address 16 bit data bus		Built-in DRAM controller, chip selection logic, Printer, robotics.

## Bus

A bus is like a highway inside the computer that carries data, address and control signal between processor, memory and other device.

- ① Data bus
- ② Address bus
- ③ Control bus.

## Graphics Needs

Modern GUI is called (what you see is what you get). It uses a lot of memory and ~~space~~ speed. A screen has 640 pixels per line containing 480 lines.

Real numbers (like 1, 2, 3, 0.5) use 32 bits.

With 8 bit data bus, it takes 4 cycles to move one 32 bit number.

With 32 bit bus : it takes only 1 cycle  $\rightarrow$  much faster.

#  
80386 has hardware to manage memory where 8086/80  
had only software. 80386 can much more comparable with  
16 bit program so they can still run.

## The 40486 Microprocessor

In 1989 Intel released a highly integrated microprocessor  
which combine 80386 processor, math coprocessor 80387 and  
an 8 KB cache memory to speed up access performance

About half the instruction ran in 1 clock cycle instead of 2.

At 50 MHz that mean some instruction finished in 25 ns.

Performance reach 50MIPS (50 million instruction per second). It  
made 50% faster than 80386 at same clock speed

### double-tripple clock version

#### Clock

processor at 90 MHz      memory 33 MHz

double clock 66 MHz

triple clock 100 MHz

the newer version had 16 KB cache instead of 8 KB means more  
speed.

(B) Over drive processor replace chip (33 MHz chip with 66 MHz  
double clocked chip) without changing the whole system.

Q3

Processor has two main paths  $\Rightarrow$  internal clock speed, bus speed  
or loopback memory  $\Rightarrow$  internal clock speed, bus speed  
or loopback memory  $\Rightarrow$  how fast CPU takes to  
load data from memory  $\Rightarrow$  how fast CPU takes to  
memory.

Now fast + CPU calculation will take total time  
of loopback memory  $\Rightarrow$  33 MHz  $\Rightarrow$  100 MHz  $\Rightarrow$  100 MHz  $\Rightarrow$  133 MHz  
CPU can run 100 MHz  $\Rightarrow$  memory can run 100 MHz to 133 MHz  
so it wastes many times faster than CPU processes data  
only, so even if memory is slower the CPU works fast without  
waiting too much.

Performance between 8008 and 8080 PP

Inter-8008

Performance is lower and more limited  
① Performance is much faster and more  
capable

② Memory is max 64 KB

③ Address bus width 16 bit.

Address bus width 16 bit

Clock bit speed 0.5 MHz

Clock bit speed 2 MHz  $\times$  faster than  
8008

Processor has 8 bit data register and address  
register both of size 16 bit. Address register  
can be used for arithmetic operations or  
data transfer.

## Intel Pentium (P5 / 80586)

Was introduced 1993. Code name P5 or 80586. Intel chose a name instead of a number because numbers could not be copyrighted.

Initial version 60 MHz or 66 MHz. Later two versions were introduced 120 MHz and 133 MHz (double clocked) and another faster version 233 MHz (3.5X clocked).

### Cache:

Derived from 80386 and 80486 but increased from 8 KB to 16 KB 8 KB for instruction cache and 8 KB for data cache.

### Memory and data bus:

Memory addressing capacity upto 4 GB. Data bus width increase to 64 bit. Bus transfer speed 60 MHz or 66 MHz depending on vendor wider bus benefit.

- ① support double precision floating point numbers.
- ② enables high speed vector graphics.
- ③ improve video and virtual reality performance.
- ④ capable a full frame video at 30 Hz.

### (PENT) Pentium overdrive was designed as an ideal upgrade

from 80486 system. It has dual integer pipeline.

### Dual integer execution

- ① Ability to execute two independent instruction per clock cycle. this due to dual integer pipeline u-pipe and v-pipe.

RISC Reduced instruction set computer (simple faster instruction)

~~CPU of Intel~~ → two integer unit, one floating point unit,  
rise of MAC, IBM

CISC of intel ⇒ super class tech, improved floating Point unit  
Booster instruction throughput

### Pentium Pro (P6) - 1995

21 million transistors, clock speed 150 MHz and 166 MHz, two level cache L1 was 16 KB total (8 KB instruction + 8 KB data), L2 had 256 KB. Execute up to 3 instruction per cycle using 3 execution engines. It can be conflict still be done in parallel, optimize for 32 bit code and 36 bit address bus; supports upto 4 GB standard, supports 64 GB.

### Pentium II and Xeon Version:

In Pentium II CPU placed on circuit board module and L2 cache will sit on board not fast enough to direct integration. Memory will 100 MHz and require SDRAM instead of 10 ns SRAM. SDRAM (Synchronized Dynamic Random Access Memory) it operates with CPU clock. In Xeon L2 cache size: 512 KB, 1 MB or 2 MB and L1 cache was 32 KB. Compatible with 486X chip of 200 MHz. Pentium III

Faster core the Pentium II but based on P6 architecture. Clock speed upto 1.6 GHz. 66 MHz memory bus. Pentium III had 3.1 billion transistors, 1.4 GHz clock speed, 256 KB L2 cache, 256 KB L1 cache, 128 KB instruction cache, 128 KB data cache, 128 KB L1 cache, 1 MB L2 cache, 1.4 GHz clock speed, 1.4 GHz memory bus. Pentium IV

## Question And Info

- \* An abacus is a mechanical device that can perform arithmetic calculation quickly and refer to counting from 1 to 9.
- \* Pascal is the pioneer of mechanical calculator.
- \* Alan Turing invented the first electronic computer, Colossus.
- \* It used vacuum tube and use to break German military codes.
- \* Herman Hollerith began designing a machine tabulate census data with less time efficiently. He invented punched card device to help analyze census data.
- \* Intel coprocessor - first microprocessor, Hollerith's card had 960 bits.
- \* Ada is a statically, high level, imperative, object oriented programming language inspired by Pascal and other language.
- \* Von Neumann is the theoretical machine that is used in Program Computer which is the base of all modern computers. It has control unit with Arithmetic logical unit, memory, and control unit, main storage and input / output with 8KB.
- \* 1977 → 8085 → 100 million copies.
- \* 8086 → 1M byte, 80286 → 16M byte cache / memory.
- \* 1993 → Pentium micro processor, 2000 → Pentium 4.
- \* Pentium Feature → Super scalar architecture, separate data and instruction bus, monitoring, cache, 64 bit data bus, execution tracing, performance cache, internal parity checking, most successful programming language.
- \* BASIC is a programming language.
- \* 1P = 1024 T, 1G = 1024M bytes large. memory can store 1000000 bytes.
- \* Windows application programming area 2GB large.
- \* DOS (TPA) transient program one or two 640 KB buffer memory.
- \* Pentium 4, Athlon XP, Athlon 64, titanium, Itanium 2 have 64 bit data bus.

Ques 2 = 8086 microprocessor have 4 cache memory  
→ Memory above first 1 Mbyte, is called protected or extended memory  
→ BIOS in the program use by CPU to start computer and manage data flow between computer operating system.  
→ DOS in disk operating system run from disk driver.  
VGA video electronic standard association work with ISA and local bus.

to give high speed to accelerate video operations. It is a net of instruction that can perform and understand by microprocessor. It may be about the program it can execute, date of per it can use, register and memory availability with architecture.

\* Device driver are the software component that facilitates the relationship between operating system and hardware device.

\* Popular bus for Pentium PC (PCI) Peripheral component interconnect (PCI).

This extended memory retention is memory. It is ability to think between extended and convention.

```

graph TD
    CS[Computer System] --> MP[Micro Processor]
    CS --> M[Memory]
    MP --> CPU[CPU]
    MP --> Cache[Cache]
    MP --> Registers[Registers]
    MP --> ALU[ALU]
    M --> RAM[RAM]
    MP --> MB[Motherboard]
    MB --> CPU
    MB --> RAM
    MB --> ROM[ROM]
    MB --> BIOS[BIOS]
    MB --> PS[Power Supply]
    MB --> PCI[PCI Slots]
    MB --> K[Keyboard]
    K --> MON[Monitor]
  
```

- **QUESTION:** What is the difference between ASCII and Unicode?
- **ANSWER:** There are two differences:
  - 1. **Character Range:** ASCII supports 128 characters, while Unicode supports over 1,000,000 characters.
  - 2. **Encoding:** ASCII uses 7 or 8 bits per character, while Unicode uses 16 or 32 bits per character.

\* The width of address bus can determine size of memory space  
a processor can access & data bus transfer between processor, memory

\* TPA (transient program area) refers to the memory space available in RAM to load and run program.

\* Numeric Co-processor (Math Co-processor) a special hardware component to handle complex numeric calculation. It performs complex arithmetic, increase speed, reduce CPU workload, external bus transfer memory address, data bus transfer data.

\* 8087 numeric co-processor compatible with 80386 microprocessor

\* IRPC signal  $\Rightarrow$  input output read control.

MRDC  $\Rightarrow$  memory read control  $\Rightarrow$  processor read data from memory (D)  
MWTC  $\Rightarrow$  memory write control  $\Rightarrow$  processor write data into memory (L)

TORC  $\Rightarrow$  O.  $\Rightarrow$  processor read data from an input device

IOWC  $\Rightarrow$  processor send data to an output device.

\* Octal, hexa to dec  $\Rightarrow$  point  $0.25 = 2 \times 8^{-1} + 2 \times 16^{-1} + 2 \times 16^{-2}$

digit in octy  $\Rightarrow 0.625 \times 2 = 1.25 ; 0.25 \times 1 = 0.5 ; 0.5 \times 2 = 1$ . Top to bottom

101

\* Byte is the basic unit of digital information storage, the smallest addressable unit of memory word in the natural unit of data that can be processed in one operation; double word is twice of size of word.

\* ASCII code of enter key is 0DH and is known as carriage return character. It uses to move cursor to the beginning of next line.

To store string  $\Rightarrow$  MSB DB (what time in it?) , '\$'

DB  $\Rightarrow$  define byte, store data as byte.

":  $\Rightarrow$  string enclosed.

'\$'  $\Rightarrow$  terminator for DD's instruction pt.

MSB  $\Rightarrow$  most significant bit in m.

<p>* decimal to sign binary <math>\Rightarrow</math> 00110000100000000000000000000000</p> <p>① convert normal number to binary ② if it is positive it is done ③ if it is negative do the 2's complement</p>	<p>-120; binary of 120 <math>\Rightarrow</math> 01111000 2's Complement <math>(1000\ 0000\ 0000\ 0000) + 1 = 1000\ 0001\ 0000</math></p> <p>* Variable declared and stored <math>\Rightarrow</math> VARI DB -34</p> <p>* Variable initialize, memory allocate but not stored <math>\Rightarrow</math> Freed, OB P</p>	<p>1234H <math>\Rightarrow</math> 16B stored at low PC address ; 8-byte each</p> <p>difference between big endian and little endian.</p>	<p>big endian</p> <p>① Most significant byte is stored at highest memory address</p> <p>Leat is stored in lowest memory address</p>	<p>little endian</p> <p>① Most significant byte is stored at lowest address</p> <p>Leat is stored in highest address</p>				
<p>* decimal to packed binary and vice versa</p> <p>Binary decimal digit, convert them to binary (4 bit)</p> <p>① If packed; each digit 8 bit. High nibble first digit, low nibble second digit.</p> <p>bit by adding 40 in left side.</p>								
<p>102 <math>\Rightarrow</math> 1 0 2 as 1 = 0001 ; 0 = 00000000000000000000000000000000</p> <p>unpacked <math>\Rightarrow</math> 00000001 00000000 00000000 00000000</p>								
<p>Binary to sign decimal ; MSB=0 <math>\Rightarrow</math> Positive 00110011 <math>\Rightarrow</math> Positive 2's complement (11001100+1) <math>= 1100\ 1100 - 1 = 205</math></p> <p>MSB=1 <math>\Rightarrow</math> negative 10001001 <math>\Rightarrow</math> negative 2's complement (11100110+1) <math>= 1110\ 0110 - 1 = -119</math></p>								

BCD to decimal =  $10001 \Rightarrow \frac{1}{100} = 89$

- Charles Babbage  $\Rightarrow$  Father of computer, design difference approach
- analytical engine, concept of program control
- Computer, memory, CPU, I/O

a Konrad Zuse German engineer and computer pioneer. Built earliest computer from programmable digital computer. 23. Built high-level programming language. Our word processor Zuse Z8. Konrad Zuse was born in Berlin, Germany.

Our Joseph Marie Jacquard created Jacquard loom, we punch card to control weaving pattern. Herman Hollerith founded IBM company. Electromechanical computer using punched cards.

## Language

COBOL  $\Rightarrow$  English like and readable.  
LISP  $\Rightarrow$  block structure, looks of Pascal C and JAVA and functional  
for

- \* FORTRAN  $\Rightarrow$  first high level programming language, efficient for numeric computation
- \* PASCAL  $\Rightarrow$  developed by Niklaus Wirth in 1970. design for teaching

- Structured programming and data structuring
- Titanium & micro processor developed by Intel Corporation

- ① ② high performance computing.

- ④ EPIC (Explicity Parallel Instruction computing Architecture)  $\rightarrow$  mostly multiple cores.  $\rightarrow$  Granular

Friky  
electronic Camp Colonial  
Program made digital.com

④ Flexibility, Availability, Efficiency

**45 nm Fabrication Technology** refers to the size of transistors on the chip: 45 nanometer.

① smaller transistors  $\rightarrow$  more transistors per chip  $\rightarrow$  higher performance!

② lower power consumption  
③ smaller feature size  $\rightarrow$  higher clock speed

④ improve chip density and reduce cost per transistor  
⑤ improve chip density and reduce cost per transistor

\* Instruction pointer keeps track of memory address of next instruction to be execute. It points the location in memory where the CPU should fetch next instruction.  
\* Control flag bit not modified by logical operation.  
**CARRY FLAG AND CARRY FLAG**  
Carry Flag is set when there is a carry out or borrow into high order digit during arithmetic operation.

① It indicates that an arithmetic operation between two numbers resulted in an unaligned carry or borrow.  
② It is used for multiplying addition and subtraction.  
③ It is used for indicating sign.

\* **F5 flag**  $\rightarrow$  F5 segment available  $\Rightarrow$  80386/80486, Pentium and Pentium Pro  
\* F5 flag is not then after each instruction debugger is allowed to examine processor.  
\* Stack register in use to access stack segment. It is usually used to store information about the memory segment that holds the call stack of currently executed program. It is used to store stack of pointers to current stack top.

- The descriptor contains information about the segment, including its starting address, length and access rights.
  - Pentium 4 protected mode allows CPU to access 4GB address space. Memory address range 32 bit  $\Rightarrow$  00000000 to FFFFFFFF.
  - Features in protected mode  $\Rightarrow$ 
    - Segmentation  $\Rightarrow$  We segment descriptors from Global descriptor table and Local descriptor table.
    - ① Paging: Allows virtual memory mapping, divides memory into directory, page, table.
    - ② Protection: Each segment / page has access rights, preventing unauthorized access.
    - ③ Protection: Each segment / page has access rights, preventing unauthorized access.
  - AN can't use 8GB** CPU only 64 bits can write.
  - Program invisible register to store the hidden part of the segment descriptor so that CPU can translate logical address to linear physical address efficiently while enforcing protection.
  - bit 15 limit & bit 31 FFF** (extra 64) ! 64 bit memory descriptor word (no 64 bit memory descriptor word).
  - value of limit multiplied by 4K**
  - 80286 doesn't support a paging mechanism, it was only implemented for memory management. Paging was introduced later in 80386.
  - VS in protected mode  $\Rightarrow$** 
    - 0103H = 0000 0001 0000 0011  $\Rightarrow$  DS = 0000 0001 0000 0000
    - 0,1 Bit = Privilege level = 11  $\Rightarrow$  Global descriptor table  $\Rightarrow$  0  $\Rightarrow$  Global descriptor table  $\Rightarrow$  1  $\Rightarrow$  Local descriptor table  $\Rightarrow$  1  $\Rightarrow$  Local descriptor table  $\Rightarrow$  32 bit entries.
    - Entry  $\Rightarrow$  3-15  $\Rightarrow$  0000 0000 0000 0000  $\Rightarrow$  20H  $\Rightarrow$  32 decimal entry in 32nd.

Difference between microprocessor and microcomputer

Microprocessor vs. Microcomputer

- Microprocessor is a central unit.
- Microcontroller has embedded memory or peripheral devices.

Microcycle or Basic operation of microprocessors

## Basic operation of microprocessor

often  
decode  
~~receive~~

PC → program Counter & memory address area

Executive ) MOV B, [04, H] opcode oprand. PC → Program Counter & Memory Address 1

pe

A hand-drawn diagram consisting of two rectangles. The top rectangle is larger and has the label "4 p" written in its upper-left corner. The bottom rectangle is smaller and has the label "pc" written in its lower-left corner. Both rectangles are drawn with simple black outlines on a white background.

1961  
July 10  
1961  
1961  
July 10  
1961  
1961

Mitsubishi Electric

multiple extra

Reduced instruction  
set computer

$\downarrow$  Tension  $\rightarrow 200 \text{ N}$

Instruction I → 2 min  
↓  
Digital foot after instruction 9

It takes more time to convert  
more into others.  
Why do I invent them?

四  
四

卷之三

- DSP
  - ① Component that implements instruction set
  - ② Program memory
  - ③ Program data
  - ④ Computer engine
  - ⑤ Input / output.

### System Bus in Microprocessor 8085


bus  $\Rightarrow$  Data (Communication Path)



- ① Address Bus
- ② Data Bus
- ③ Control Bus

Address Bus  $\Rightarrow$  16 bit.

memory or register stores 1 register in a collection of flipflop  $\Rightarrow$  one bit (0/1)  
Address bus 16 bits  $\Rightarrow$  we need 16 location



Memory address space =  $2^{10} = 1KB$ ,  $2^{20} = 1MB$ ,  $2^{30} = 1GB$

$$2^{16} = 2^6 \times 2^{10}$$

$$= 64 \times 1KB$$

$$= 64KB$$


16 bit line from memory address space of 64 KB.

Data bus


16 bit width of data processor

for 8085


8 bit microprocessor at a time 8 bit data processor has 16 bit width



16 bit width of memory address space of 64 KB.



$2^8 = 256$  # data register width, 16 bit width



Control bus -

→ memory read

→ memory write

→ I/O read

→ I/O write

→ opcode Fetch

16 bit width of address space = 64KB

16 bit width of data register = 256

16 bit width of control bus = 16

16 bit width of address bus = 16

16 bit width of data bus = 256

① General purpose register → 6 → B, C, D, E, H and L  
② Specific purpose register → 9 → SP, BP, SI, DI, DS, CS, SS, ES, FS, GS

③ Memory register

④ Temporary register.

General purpose registers every register has 8 bits

卷之三

116

1105 Sat +

Diagram illustrating the structure of an order register:

- Higher order register:** Points to bits B, C, and D.
- order register:** Points to bit E.

B	C	D	E
H	L		

specific purpose register

Arithmetic processor register

- (1) Flag register → 8 bit
- (2) Accumulator
- ALU

→ ALU first operation  
denotes the situation or  
nature.

Flag register - A register which holds flag bits.

S	2	X	AC	X	P	X	CNA
D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	D <sub>8</sub>

$\rightarrow$  sign flag  $\rightarrow$  1 (net)  $\Rightarrow$  negative  
 $0 (\pi \text{ or } 0)$   $\Rightarrow$  positive

八

100

卷之三

$A \subset \Rightarrow$  Auxiliary category  $\Rightarrow I(\text{het}) \Rightarrow$  category generate

11


卷之三

LAWYERS

$\Rightarrow$   $P(A) = P(A \cap B) + P(A \cap B^c)$  of 1/4.

Carry  $\rightarrow$  1 (left)  $\rightarrow$  carry generate.

卷之三



Memory Register: (16 bit)

Program Counter

data address (24)

information fetch op

stack pointer

stack memory address

point

Temporary Registers



Temporary registers

## Chapter-2

## 8085 and 8086 Microprocessor Architecture


Control signal

ALE (Address Latch Enable) indicate when the lower order address is valid on the multiplexed line. RDY/RDY line to interface slower memory; CPU waits until A/BAD is high before proceeding.

HOLD signals the CPU to release control of bus to external device fine DMA (direct memory access)  
HLD ACK (Acknowledge) : CPU response to HOLD indicating bus release

## WAIT states are inserted between clock cycles when slower memory needs more time. During WAIT states, the clock continues, but the CPU does not change its state until READ or WRITE goes high.

Internal details of 8085.



We 8085 supports two types of I/O access:

- Memory mapped I/O: I/O device treat like memory location
- I/O mapped I/O: I/O device have separate address space

I/O (input/output/memory) signals help during with:

- I/O/M = High(1) indicates I/O mode access.
- I/O/M = Low(0) indicates memory mode access.

RESET IN: An external signal to reset 8085 micro processor.

RESET OUT: Generated by 8085 in response to RESET IN, we to reset other connected support device.

Accumulator: An 8 bit register used for arithmetic, logic, I/O and I/O load/store operation.

Temporary Register: 8 bit register containing 5 one bit flags used for the result if the most significant bit of result is 1 means negative sign. It is also used for temporary storage of carry of result of add or sub.

CF  $\Rightarrow$  NC if the result of an operation in 2's complement form has carry out from bit 3 to bit 4 in the result in BCD (Binary coded decimal) arithmetic.

Parity (P)  $\Rightarrow$  set if the number of 1 (bit) in the result is even.

CARRY (CY)  $\Rightarrow$  set if there is carry out during addition or a borrow during subtraction.

Instruction register: Hold the current instruction being received.

Arithmetic Logic Unit (ALU):  
performs arithmetic and logical operations.

Temporary register: hold intermediate data during operations.

- Control unit decodes instruction and generates control signals. Address bus (A15-A0) 16 bit unidirectional line to address memory on I/O multiplexed Address / Data bus (AD<sub>0</sub>-AD<sub>7</sub>) Lower 8 bits of address and data share the same line.
- General Purpose Register  
 BC  $\geq$  8 bit B, 8 bit C when together contain low order byte  
 DE  $\geq$  8 bit D, 8 bit E  
 HL  $\Rightarrow$  8 bit H, 8 bit L
- Some instruction use BC/DE as data pointer. HL is not register but HL contains data pointer to refer memory address.  
 Stack pointer 16 bit register movement to decrement by 2 bit we to point to the current + top of stack  
 PC (Program Counter) holds the address of next instruction to be executed (16 bit register). Addressing mode in 8085  $\Rightarrow$  Direct, Indirect, Immediate, Register operand in register itself, implied operand implied by instruction, instruction can 1, 2, 3 byte long depend on addressing mode, the first byte in opcode which tells CPU what operation to perform.
- (U/A), and output system block working by timer

## Types of instructions

Data moving

Arithmetic

Logic and control

Control

Jump, calls

Conditional on

unconditional

Read / write

To Port

Others

Set / clear flags

enable / disable interrupt

Machine cycles

CLK

clock signal

and control timing

S, RD

status line

tells the type of machine cycle

MS, ALU

High order address line

ALU

Multiplexed line

For low order address (T<sub>1</sub>) and data (T<sub>2</sub>-T<sub>n</sub>)

WE

Address

Latch enable (high in T<sub>1</sub> to store ALU-ADJ into

external latch)

RD

Read control signal (active low)

WR

Write control signal (active low)

READY

Memory write Machine cycle.

F	Address	Clk	5, 50	A8-A15	AD-AD7	ALRZ	RP	WR	READY	Action
T <sub>1</sub>	↑↓	0	High	Low AD	1	1	1	1	1	Addres 1 placed, Address 2 high to latch
T <sub>2</sub>	↑↓	0	1	High	Data from CPU	0	0	1	WR low (P4)	outpath off
T <sub>3</sub>	↑↓	0	1	High	Data	0	1	1	1	memory stored

\* CPU reads from memory no memory end data to CPU.  
CPU writes to memory means CPU sends data to memory  
CPU fetches, memory reads, so = cause in both  
CPU in getting data from memory  
opcode field  $\Rightarrow$  true memory location contains an instruction  
opcode field  $\Rightarrow$  true memory location contains an instruction  
memory read  $\Rightarrow$  true memory " " " data.

## Interrupt in 8085

Non-maskable interrupt are those which can be ignored by the processor.

### TRAP

Non-maskable and cannot be disabled by instruction. It needs a high level with a leading edge. Processor CPU finish current instruction, to other program counter for to trap. Jump to 0024H CTRAP service routine. When the signal on TRAP pin falls (goes Low). It has highest priority among all. RST 7.5 (Edge triggered) → doorbell that rings once when button is pressed. RST 6.5 can be turned ON/OFF using SIM instruction. Maskable as it can be removed; responds when signal change from trigger. Leading edge low to high. CPU finishes current instruction. saves PC on stack. Jumps to 003CH.

8085 remembers this interrupt using an internal flip flop. It remains until serviced. # even if signal goes low it's still remembered. RST 6.5 (level sensitive) doorbell that keeps ringing if you keep pressing it. Maskable enable disable with him instruction. High level must stay high during recognition. Finish current instruction save PC on stack. Jumps to 004H. RST 5.5 (level sensitive) same as 6.5. Maskable also controlled via SIM. High level ringing. Finish current instruction, save PC, jump to 002dH.

## INTR (lowest priority, level triggered)

Interrupt request. It is maskable interrupt can be turned ON or OFF by the CPU. It works when the INTR pin is HIGH.

When no other higher-priority interrupts are active and the INTR signal is High, 8085 finish current instruction and send an interrupt Acknowledge (INTA) signal to device.

After INTA, external hardware must send an instruction to the CPU. This is usually,

A 1 byte call instruction → RST to RST7 or a 3 byte CALL with an address. This instruction tells the CPU where to jump to run the interrupt service routine.

# INTR does not have a fixed address in CPU. The device or interrupt controller must provide opcode and vector address.

# When INTR is given the CPU temporarily disables interrupt to avoid repeated trigger from the same device.

8259 programmable interrupt controller can connect & external interrupt (IRQ0-IRQ7) to the CPU and manage.

Whether the interrupt is level or edge triggered.

Which interrupts are masked.

The priority order.

The CALL address for service routine.

The CALL address for service routine.

## 8259 Programmable Interrupt Controller (PIC) with 8085

The 8259 manages multiple external interrupts and sends them to the CPU in priority order. One 8259 handles 8 interrupts.

Multiple 8259 chips can be connected to handle up to 64 interrupts.

8259 checks if the interrupt is enabled (enable signal) and has higher priority than the current task, if yes it sends INTR signal to 8085.

When 8085 accepts it sends three INTA pulses (one by one).

8259 sends the CALL opcode to 8259 and low byte of ISR (Interrupt Service Routine) address. 8259 sends high byte of ISR.

8085 saves the current program counter (PC) on stack and jumps to the given address to execute ISR.

Working in priority mode and can mask interrupt. With cascading test it handle many more interrupt sources.

## 8086 microprocessor main features:

- 16 bit processor, ALU and registers are 16 bit.
- Data bus 16 bit means can read/write 16 bits or 8 bits at a time.
- Address bus: 20 bit → can access 1 MB of memory.
- Clock speed 6-10 MHz.

8086 does not have permission to do floating point operations. But 8086 works in conjunction with 8087 to do both fixed-point and floating point with complex mathematical functions.

8086 operate in two mode.  
minimum mode  $\Rightarrow$  single processor system that generate control bus signals.  
maximum mode  $\Rightarrow$  Multiprocessor one with coprocessor 8087 generates signals.


- Can prefetch 6 bytes for faster execution.
- It uses 40 pin dual in line package.
- It requires +5V.
- It has two blocks. Bus interface  $\rightarrow$  fetch, Prefetch  $\rightarrow$  execute.

AD<sub>0</sub>-AD<sub>15</sub> Multiplexed address / data bus.  
ALE  $\rightarrow$  16 bit address bus to be latched, which forces address lower order 16 bits of the address bus can be used as data bus.

READY  $\rightarrow$  memory or I/O is ready for data transfer.  
INTR (interrupt request)  $\rightarrow$  Non maskable interrupt  $\rightarrow$  edge trigger  
for maskable  $\rightarrow$  level trigger

Maskable interrupt input. It is level triggered mean the signal must be held HIGH when sampled. The CPU checks this signal during the last clock cycle of each instruction to decide if it should start the interrupt process.  
If INTR is high and interrupts are enable CPU will give interrupt acknowledge (INTA) sequence.

It is maskable so software can enable or disable INTR the CPU internally synchronizes this signal to avoid glitches. INTR is considered active when the signal level is HIGH.




65535


Hexa 2000H  
Decimal 5120 65535  
MBI 0100 Hexa 10 0100  
Top segment means,

BP → For stack data with stack segment, SI → ~~stack~~ in DX, for reading data.  
with DS, DI = destination index for writing data with ES or DS, These 3  
Registers can be used for temporary storage of data just as  
general purpose register.

### 8086 Block diagram



EU



8086 has 14 registers  
4 data registers (general purpose + special use)  
AX, BX, CX, DX  
4 segment registers (memory management)  
CS, DS, SS, ES.

5 pointer/index register (stack + addressing)  
SP, BP, SI, DI, IP  
1 flag register (status/control),  
zero, carry, sign, overflow.

Status Flag  
ZF  $\Rightarrow$  set if result = 0 (zero flag)  
CF  $\Rightarrow$  set if carry/borrow occurred  
SF  $\Rightarrow$  set if result negative (sign)  
OF  $\Rightarrow$  set if signed overflow occurs  
PF  $\Rightarrow$  Parity flag  $\Rightarrow$  set if result has even number of 1's  
Control Flag  
IF  $\Rightarrow$  interrupt flag  $\Rightarrow$  set CPU

responds to maskable interrupt.

DF  $\Rightarrow$  Direction Flag  $\Rightarrow$  controls string operations (increment or decrement)

TF  $\Rightarrow$  Trap Flag  $\Rightarrow$  enables single step execution for debugging

\* AX(AH, AL)  $\Rightarrow$  generates shortest machine code, perform arithmetic, logic operation on input/output operation. In multiplication

or division operation one number must be involved in AH/AL

BX(Base)  $\Rightarrow$  address register.

CX(Count)  $\Rightarrow$  program loop construction, loop counter.

DX(Data)  $\Rightarrow$  use in multiplication or division. In I/O operation.

\* logical address multiply with 10h in physical address

Most important software operating system (OS). Coordinates the operations of all devices in the computer system. Function of OS =

① Reading and executing user command

② Performing I/O operations

③ Generating error messages.

④ Managing memory and other resources.

DOS  $\Rightarrow$  most popular OS for IBM PC

Limitations  $\Rightarrow$  manages only 1MB memory, No multitasking support

INTA (Interrupt Acknowledge)

It is signal sent from CPU to the interrupting device to acknowledge it has received the interrupt request and is ready to handle the interrupt. After INTA CPU expects the device to provide the interrupt vector or service routine address.

NMI (Non-Maskable Interrupt)

Non maskable, edge triggered interrupt input. Activate on a rising edge (signal goes from Low to HIGH) causes the CPU to interrupt whatever it is doing and jump to a predefined interrupt vector in memory. It cannot be disabled by software always get attention of CPU. It is used for critical events like hardware failures.

RESET

The signal causes the CPU to immediately stop its current operation and restart execution from the beginning 0000. Must be signal HIGH for at least 4 clock cycles to ensure proper register use to initialize the CPU, or recover from external NMI.

8086 Family

8086 has 20 bit address bus but can access upto 2<sup>20</sup> memory locations. Each memory location hold 1 byte and two consecutive bytes form a 16 bit word.

If the 16 bit word starts at even address, 8086 reads both bytes in one operation (one byte at a time).

8088 is same internal architecture as 8086 but 8 bit data bus. So it reads / writes 8 bits at a time, need two operations to read / write a 16 bit word. Use in original IBM PC.

80186 and 80188 are improved version of 8086 and 8088.

Include some integrated programmable peripheral devices.

Their instruction set is SUPERSET of 8086 / 8088 (all old instructions plus new ones). Programs for 8086 and 8088 will work on 80186 and 80188 but it may not happen for other way round.

80286: a 16 bit processor design for multitasking and multiuser system. It needs the user program reprotect and protects the system from crashes caused by faulty

programs. Use in IBM PC/AT.

3. 80386 in 32 bit registers and data paths. Can address 4GB memory; still runs old 16 bit programs and more multitasking features.

4. 80486: integrated floating point unit, faster, more efficient

5. Pentium series: Added multimedia extension, features like Power saving, hyper threading

## 8086 CPU Structure

### Bus Interface Unit

handles communication with memory and I/O. sends address, fetch instruction, read / write data. keeps a instruction queue, prefetches instruction before BEU needs them.

## Execution Unit (EU)

Execute instruction fetched (instruction to be processed) by the BIU. Contains ALU, Registers, Flag register, decoder and runs instruction being split into BIU and EU.

While the EU is executing one instruction, the BIU can fetch the next one. This is a form of pipelining, which speeds up performance.

### EU Execution Unit

All the BIU where to fetch data/instruction from Decoder, the instruction execute them using ALU.

Control Circuity  $\rightarrow$  Directs operation inside the CPU.

Instruction decoder  $\rightarrow$  Converts fetch instruction into specific actions for the ALU and registers.

ALU  $\rightarrow$  performs Addition, Subtraction, Logical AND, OR, NOT, increment, decrement, shift and rotate operation.

Flag Register: A flag is a flip-flop that indicates some condition produced by the execution of an instruction or control certain operation of EU. EU contains nine active flags. Six of them are conditional set/reset automatically by ALU based on result.

(Carry Flag)  $\rightarrow$  1 if there is carry out of MSB in addition or borrowing.

(Parity flag)  $\rightarrow$  1 if result has even number of 1 bits.

(Auxiliary carry)  $\rightarrow$  used for BCD (Binary coded decimal) operations.

(Zero flag)  $\rightarrow$  1 if result = 0

(Sign flag)  $\rightarrow$  copy of the MSB of result (1 = negative)

(Overflow flag)  $\rightarrow$  1 if signed number result is too big to fit.

The remaining three flags are control flags referred by programmer

TF (Trap Flag)  $\Rightarrow$  Enables single-step execution for debug

IF (Interrupt)  $\rightarrow$  Enable/disable maskable interrupt

DF (Direction)  $\Rightarrow$  Controls direction port string operation

8086 Flag Register format

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

U	D	U	U	OF	DF	IF	TF	SF	ZF	U	AF	U	PF	CF
---	---	---	---	----	----	----	----	----	----	---	----	---	----	----

General Purpose register

There are eight (8-bit) registers in the Execution Unit

AH, AL, BH, BL, CH, CL, DH, DL; this can be individually take 8 bit values. AL is called the accumulator it has extra functionality like multiplication, I/O operation.

$$AX = AH \text{ (high byte)} + AL \text{ (low byte)}$$

$$BX = BH + BL, CX = CH + CL, DX = DH + DL$$

These 16 bit registers can store a full word (2 bytes)

~~Data in registers can be accessed much faster than data in external memory because it's already inside execution unit - Using registers avoids delay of bus operation~~

## IU-Bus interface unit

Fetching instruction from memory. Managing the memory segments.  
Interfacing with system bus.

### Queue (Instruction Prefetch)

The BIU can fetch upto 6 bytes of instruction ahead of time and store them (First in-First out) FIFO queue.

While execution unit (EU) is decoding or executing an instruction that does not need the bus, the BIU is busy loading next instruction to speed up execution.

Without queue, the CPU would have to wait for memory fetches between every instruction.

With queue, the next instruction is already in BIU memory. This technique is called Pipelining.

The CPU is like bricklayer. The BIU is like the helper who laying bricks to the bricklayer can work without pausing.

For Jump and CALL instruction, the queue is flushed and prefilled starting from the new target address. Segment register

The 8086 has 20 bit address bus and can address 1 MB of memory.

At any one time, it works with four 64KB segments. Segment register is used to hold the upper 16 bits of the

Starting address for each of the segments.

CS (Code segment) → Holds the starting address of the program. At initialization, the CPU uses this to know where to fetch and run instruction from.

DS (Data segment)  $\Rightarrow$  stores the starting address of program's data. The CPU uses this when reading or writing data.

SS (Stack segment)  $\Rightarrow$  holds starting address for stack area. It is used for storing temporary data, function return address, for pushing data during program execution.

ES (Extra segment)  $\Rightarrow$  stores the starting address of an extra memory. Often used in special operations like moving or comparing blocks of data.

Offset is the distance from the start of the segment to the actual data or instruction you want.

Each segment base address is stored in a segment register as a 16 bit value. But as 8086 can access 1 MB of memory. So it requires a 20 bit physical address. To get 20 bit physical address, the CPU:

- ① Takes the segment register value.
- ② Shifts it left by 4 bits.
- ③ Adds the offset.

CS  $\Rightarrow$  holds the upper 16 bits of the starting address of code segment.

IP  $\Rightarrow$  holds the offset of the next instruction.

CS  $\Rightarrow$  348AH

IP  $\Rightarrow$  4214H

CS BME = 348A0

IP = 4214

Physical  $\Rightarrow$  38AB4H

Alternate notation can be offset from CS:IP = 348A:4214

If there are two offsets then the addition will be only 4 bit if there are 5 bit then the MSB will be dropped. And this 4 bit will be added with 5 bit segment register.  
segment address : offset address.

Code segment + instruction pointer  
Stack segment + SP / BP.  
Data segment + BX, DI, SI, 8 or 16 bit  
Extra segment + number + DI for string instruction (string destination address)  
FS, GS are extra segment which is allowed by 80386 to generate linear address in the address generated by the program.  
Physical address is the actual address accessed by a program.  
through memory Paging linear address is invisible (translated) to physical address.

+GDTR → global descriptor table register  
IDTR → interrupt descriptor table register.  
Both must be set before using protected mode.  
LDTR is chosen from an entry inside the GDT.

through paging program can run even if memory is not available  
memory can be borrowed from RAM and allows creating extra area like upper memory block in DOS.

some memory area between video BIOS and system BIOS were unused. By using paging to realign extended memory and making those areas available.

Control Register (CR0 - CR4)

CR0 has a PG<sub>0</sub> (Paging) bit, (leftmost bit)

if  $Pg=0$ , 'no Paging'; linear address = physical address.  
 $Pg=1 \rightarrow$  Paging enabled; linear address convert to physical address using Paging system.

### CR3 (Page directory base register):

holds base address of page directory (where paging starts), must be aligned on 4KB boundary. contain PCD and PWT.  
PCD  $\rightarrow$  Page Cacheable  $\rightarrow 1 \Rightarrow$  disable caching for certain pages.  
PWT  $\rightarrow$  Page Write Through  $\rightarrow 1 \Rightarrow$  Control write through caching (how writes are handled in cache)

### CR2:

- stores linear address where a page fault happened. Help CPU know which memory location caused error.  
CPU  $\rightarrow$  controls advanced paging feature  
• 32 bit linear address divide into 3 parts  $\Rightarrow$
- ① Page directory index, 10 bits (22-31)  
selects one entry in page directory. Each entry covers 4MB chunk of memory.
  - ② Page Table index, 10 bits (12-21)  
selects one entry in page table chosen by the directory.  
Each entry covers 4KB page.
  - ③ Page offset 12 bits, (0-11)  
points to the exact byte inside the 4KB page.

### Translation look Aside Buffer (TLB)

Paging requires multiple memory lookups (directory + tables).  
CPU use TLB cache to store the last 32 page translations.

- Name page in accelerated again  $\rightarrow$  CPU can get the physical address directly from TLB (upper part).
- Not in TLB  $\rightarrow$  CPU must read the directory and table again
- CPU will have separate TLB for instruction and data.
- CPU use 1 page directory  $\Rightarrow$
- 1 page directory contains 1024 entries (each entry points one page to memory)
- 1 table has 1024 entries (each entry 4 KB page of memory)
- So Page directory total  $(1024 \times 4) = 4 \text{ KB}$
- table  $= (1024 \times 4 \text{ KB}) = 4 \text{ MB}$ .
- to map entire 4 GB memory I need  $= 4 \text{ MB} + 4 \text{ KB} = 4.004 \text{ MB}$
- memory for Paging structure:

### Flat Mode

- Flat mode, no segmentation in used, memory looks like one big RAM window width  $0000\ 0000 - FFFF\ FFFF$  (40 bit address line).
- Use segment register in still used but in flat mode it does not provide base limit. It only defines privilege level and access right).
- In 64 bit offset = physical address
- 32-bit protected mode decouples memory from CPU
- 32-bit is 32 bits but only 40 bits are output to PING - means address is 40 bits but only 32 bits are accessible. Any higher bits are cut off

## Extra Info

→ LDT stores segment descriptor. Each descriptor is 64 bit

→ Max LDT size  $\geq$  16 bit limit  $\Rightarrow$  64 KB.

Max descriptor size  $\leq$  8 bytes  
descriptor size  $\div$  8 bytes  
LDT is addressed through segment selector with 17 bits  
in CPU we LDR to find base and limit of LDTR. Local descriptor table in a segment descriptor just like global descriptor table but unlike global descriptor table perform for whole system, LDTR / LDT / GDT work for each task or process.  
LDTR mainly used to give process specific memory segments, especially protected mode of x86 processor.  
LDTR contains →

- ① Segment selector for LDTR in GDT
  - ② Base address of LDTR (from descriptor)
  - ③ Limit of LDTR
- difference between register and memory location  $\Rightarrow$  difference between register in CPU : It's memory location in RAM. If a register instruction, register memory location name. Register memory location in IMB - 8 bit are 16 bit.

Reason for manual and power-on reset

Manual Reset: Allow for intentional system restart or recovery. A table of when power on reset: Ensure a known and controlled state when power is applied.

## After consideration to estimate the interrupt response time 8085.

- ① interrupt acknowledge time    ② vector fetch time    ③ ISR time
- ④ context saving time    ⑤ jump to ISR time
- So, so help to select different set of signals during read/write cycle.
- So in 8085 we had external hardware memory or I/O devices to understand either the processor wants to read/write, fetch instruction or acknowledge interrupt. 111 → memory write, 110 → memory read, 100 → interrupt acknowledgement. 101 → I/O read, 010 → I/O write. 000 → interrupt acknowledgement. 110 → send address of instruction to memory.
- interrupt bus → include signal of instruction.
- control bus → transfer the fetched instruction to microcomputer.

8086

- the data bus is of 16 bit. It has 3 available clock speed. It has Bus High Enable signal (BHE). It can read or write either 8 bit or 16 bit at once.

- 8088
- The data bus is of 8 bit. It has 2 available clock speed. It has 2 available clock speed. If it has system status output (SSO) signal. It can read only 8 bit word at once.

## 8.6 Use of byte instruction prefetched from temporary data storage

- Temporary storage of CPU register than memory location.
- Registers are faster than memory for storing and retrieving data. Registers are located on the CPU chip, reducing physical distance. Efficiency = CPU can directly work with data in registers, avoiding delay, associated with accessing data from memory of system execution. For ADD AX,BX  
bits, decode, Read, Addition, Write goes through system language we can use assembly language. Programming embedded device drivers. operating system kernels.
- ① Bootloader  
② Low-level system programming.

**CS** → stores all program instruction to be executed.  
**DS** → stores data variable, constant, address by program, won't do I/O  
**SS** → store the stack temporary data like stack address, local variable  
**ES** → stores additional data, mainly use in fitting operation at last

16-19 of Limit		Access byte		Base (16 bit to 23)	
Base(0-15)		Limit (6 bit to 15 bit)			
0	1234H	30H	5	no	W
1	2345H	31H	6	R/W	W

Access right  $\Rightarrow$  P PL

→ Mod → S1 → S0 → R/W → A/R → A/W → A/T

03H		1		0		1		FFF		FFFFH		00H	
0000H		1000H											

Access right  $\Rightarrow$  1111 0010 10  $\Rightarrow$  F2 14.

0000 0000 0000		0000 0000		21H	
0000 0000 0000		001F1H			

→ 32 bit base address and 16 bit limit of GDT. Organization of memory segment is as follows  
→ description is a 8 byte entry stored in descriptor table. It also defines proportion of memory segment size.

Segment register (S) → GDT pointer register (G) → Address register (A) → Base register (B) → Limit register (L)

Memory management unit (MMU) → Page table → Page frame → Page offset

1

Intel and Microsoft/Windows: long-term and symbiotic

Can run on 80286, 80386,奔腾 in real address mode/main function  
Reading writing information on disk file naming rule → L-8) character for  
name, optimal extension: (3) character.COM and .COM.DLL to indicate that  
**DOS routine for reviewing user command**  
two types of command.

**BIOS (Basic Input Output System)** Powers up to perform I/O operations. It contains internal command already loaded in memory. External command stored on disk, loaded only when needed  $\rightarrow$  save memory.

~~BIOS~~ I/O operations are executed using BIOS routines. BIOS can also perform I/O operations when power is off.

Circuit checking (POST), Loading DOS routines of memory of RAM at address 0000h.

interrupt vector: Address of BIOS/DOS routines stored in memory starting at address 0000h.

Memory organization of the PC:

8086/8098 can address 1MB memory, but not all for application. It is divided into segments each 64 KB. Segments  $\Rightarrow$  0000h, 1000h, 2000h, ..., F000h. Total 16. First 10 segments (0000h-9000h)  $\rightarrow$  used by DOS for programs.

640 KB memory.  
Application program Area: 0000-9000H (640 KB)

Notes: 1. Memory: segments ADOON and BOOON are paired with segment EOOH-BOOON. Brushwood fiberized by segment EOOH-BOOON forced to stick to soil.

When power is on  $\rightarrow$  BIOS enters reset state. Then CPU registers hal code segment = FFFFh and instruction pointer (IP) = FFFFh. First instruction executed at FFFFh.

### Bios Execution

- 1 Instruction at FFFFh transfers control to the BIOS routine stored in ROM. BIOS steps:
  - 1 Perform system and memory test (Power-on self-test, POST)
  - 2 Initialize interrupt vector
  - 3 Set up BIOS data area
  - 4 Load the operating system (OS) from the system disk.
- Boot Process: Loading OS happens in two steps:
  - 1 BIOS loads a small program named Boot program.
  - 2 Boot program loads the main OS routine.
- 5 After OS is loaded  $\rightarrow$  COMMAND.COM is given control.
- 6 COMMAND.COM provides the DOS prompt and manages user commands.

\* Paragraph 16 bytes of memory. Address divisible by 16 bytes. Paragraph boundary address divisible by 16 bytes. Segment limit of paragraph boundary, 64KB means memory beyond 64KB. Offset distance from start of segment is mod 16 : 3010

Local selection Table is addressed by using a segment selector to ex into the global descriptor table. Global descriptor table defines segment description-GDT in a 48 bit table descriptor table defines segment description and it's limit. In protected mode, segment selector hold selector.

- Immediate addressing mode MOV CX, 4378H
- Register addressing mode MOV CL, AL
- Memory addressing mode segment: offset

Direct addressing mode MOV BX, [437AH]

↳ From data segment 437A will be copy to BX.

Segment value are set in program initialization.

**Microprocessor** Microcontroller  
CPU, RAM, ROM, I/O and timer are all on a single chip

- Design decide the amount of RAM, ROM, I/O Port
- High cont
- General purpose
- Higher speed
- High power consumption. 8085

- ① Fix amount on chip ROM, RAM
- ② I/O Port
- ③ Low cont
- ④ Single purpose
- ⑤ Low speed
- ⑥ Low power consumption. 8051

Execute  $\rightarrow$  Fetch instruction

Fetch of data  $\leftarrow$  decode instruction

- 80286 16 bit processor with 24 bit physical address, supporting protected mode, multitasking, improving bus interface.

**Physical memory**

Refers to the actual hardware components where data and instruction are stored in a concrete location.


② Physical hardware components holding data.

**Virtual memory**

- ① Refers to the virtual memory space that a program or process uses during execution.
- ② Virtual representation of available memory.

- ③ direct interaction by CPU
- ④ user and applications don't directly interact with hardware
- ⑤ managed by hardware and operating system

- ③ Accessed through logical address
- ④ program and user work with logical address
- ⑤ manage by operating system



→ Top of data segment (start of data segment + FFFFH)

→ offset

→ start of data segment

→ Pentium 4 and core 2 have 1TB memory

**Content of segment register of protected mode**

segment register contain a selector of protected mode memory addressing selector that selects a descriptor from a descriptor table.



RPL → request privilege level  
the highest in the lowest

→ Select one descriptor → TI=0, global descriptor table among 8192 descriptors TI=1, Local descriptor table.

in other the global on the local descriptor table.

segment ⇒ 2300H

Starting address =  $2300 \times 10H = 23000$

Ending address

=  $23000 + 10FF = 32FFFF$

Protected mode allows to access memory area and above the memory area.

Older CPU's don't support memory protection

## Ch-2 (Intel) Math

80286 code descriptor

$\rightarrow 16B72E13$

Limit (16-19) 50000 bit	Access right	Base (16-23 bit)
Base (0-15 bit)	Limit (0-15 bit)	

80386 to Pentium 4 code descriptor  $L=0$ ; Access right 64 bit processor

Base (24-31 bit)	G	D	OL	AV	Access right	Base (16-23 bit)
Base (0-15 bit)					Limit (0-15 bit)	

4 bit - PU.  $L=1$ ; Access 64 bit processor

0000	G	D	L	AV	0000	Access right	Base (16-23 bit)
Base (0-15) bit					Limit (0-15) bit		

Starting location = 210000H      Limit =  $(210000F - 210000) = 001F$   
 (0-15 bit)

Ending location = 21001FH

Base (0-15) = 0000      Limit (16-19) = 00H      DPL = 0      S = 1      ED = R/W      A = 1  
 Base (16-23) = 21H.      Access right = 1110010 = F2H.      O = FB

0000 0000 0000 0000	FFH	R/W
0000	0FFH	

S form = 03000000      Limit = 02FFFFF      Access limit is too big  
 End = 05FFFFFF      G = 1, Limit = 0FFFFH  
 Access right = 1110010 = F2H.

Access right

03H	DH	0000	0000 F2H	00H
0000 H			2FFFH	

Granularity =  $G_1 = 0$  = limit in byte (1MB)  
 $G_1 = 1$  = limit in 4KB Block (1GB)


Default of operand size,  $D = 0$  = 16 bit mode = 8086 / 80286.  
 $D = 1$  = 32 bit mode = 80386 & instruction.

L (64 bit code segment) L=0 = 32 bit Code segment  
 $L = 1$  = 64 bit mode.


A V = 0 = segment not mark as available

A V = 1 = segment mark as available.

### Access right



- \* The address of global descriptor table register contains the address of global descriptor table and its limit. It contains 32 bit base address and 16 bit limit.
- \* TLB (Translation look aside buffer) translates virtual address in corresponding physical address.
- \* Paging gives traditional operating system, virtual memory system, memory protection, swapping.



Descriptor contains information about segment including its starting address, length and access rights.

Available bit can be used for custom purpose.

In flat mode entire memory appears as a block of memory. It provides linear and unified address space.

1 DMH / DOD im Titelfeld  $\Rightarrow$

Cannot pop into B.S.

`log_n = PUSHF / POPF (16bit) or PUSHED / POPFD (32bit)`

|| registers → PUSH A / POP A (16 bit) or PUSH / POP (32 bit).

cu ~~int~~ mode does not support PUSHA/POPA

ack operations:-

8c-80286 → PUSH / POP always move 12 bytes.  
386 and above → can move 2 byte / 4 byte depending on register implementation rule.

most significant byte (MSB) → goes to [SS: SP - 1]  
least significant byte (LSB) → stack segment = stack pointer + stack pointer \* 2

$\pi_2$  32 bit  $\Rightarrow$  12345678

$$SP-4 \rightarrow 0 \times 78 - SP-2 = 8 \times 73$$

decrements by 4.

the we will segment effect.

rock fragment (SS)  $\rightarrow$  slave

Stack pointer (SP) → Stack ⬤ top of

~~task~~ memorized 10000H - FFFF

55 = 1000 H.

$SP = 0000H$ ,  $SP = FFFFH$ .

• 114 •

### Ex-4-1

DW → defined word,  
100H (hexadecimal) initialized  
no D or words are 2 bytes  
no total initialized.  
200H.

LEA → load effective address

load & register with the offset address of a memory  
segment, not the data itself.  
difference between LEA and MOV / OFFS[BX]

LEA BX,[DI] → Load BX with offset → microprocessor calculates the  
address in DI → address.

MOV BX,[DI] → Load BX with data → load the contents, not  
of address DI → address.

MOV BX,OFFS[DI] → Load BX with offset → further than LEA

LEA BX,LIST → Load BX with → slower than mov offset  
of LIST because CPU computes  
LEA SI,DATA1 ; SI = offset address of DATA1

MOV D1,OFFS[DATA2]; D1 = offset address of DATA2 (farther)  
LEA → load & address, LDs = Data segment Load

\* LDs reg, mem → reg + DS → 32 bit or 16 bit offset →  
LEA's reg, mem → reg + DS → 16 bit → only 80386+ (protected  
mode)  
LFs reg, mem → reg + DS → 16 bit → 16  
Lss reg, mem → reg + SP → 16 → used for stack  
manipulation.

### Ex-4-2

MASM → microsoft Macro assembler  
automatically initialized SS and SP.  
no D or words are 2 bytes  
no total initialized.

(address) initialization of memory

2 bit memory section  $\rightarrow$  16 bit offset + 16 bit segment  
8 bit memory section  $\rightarrow$  32 bit offset + 16 bit segment

**OFFSET FIRST → SEGMENT NEXT**

11 0001H → BX (offset low)      11 0021H → DS (segment low)  
11 001H → BX (offset high)      11 0031H → DS (segment high)

10 00R → we will store old stack address Catak pointer and segment  
AREA → allocate new stack memory

111 → set interrupt flag; cause sleep change time we should enable the interrupt; disable interrupt by less. we can restore old ss and sp together.

1. *Signs of heart* *Signs of liver* *Signs of kidney* *Signs of lungs*  
2. *Signs of heart* *Signs of liver* *Signs of kidney* *Signs of lungs*  
3. *Signs of heart* *Signs of liver* *Signs of kidney* *Signs of lungs*  
4. *Signs of heart* *Signs of liver* *Signs of kidney* *Signs of lungs*  
5. *Signs of heart* *Signs of liver* *Signs of kidney* *Signs of lungs*  
6. *Signs of heart* *Signs of liver* *Signs of kidney* *Signs of lungs*  
7. *Signs of heart* *Signs of liver* *Signs of kidney* *Signs of lungs*  
8. *Signs of heart* *Signs of liver* *Signs of kidney* *Signs of lungs*  
9. *Signs of heart* *Signs of liver* *Signs of kidney* *Signs of lungs*  
10. *Signs of heart* *Signs of liver* *Signs of kidney* *Signs of lungs*

the following points  
1. The soil should be well  
drained & loamy.  
2. The water should be  
available in abundance.  
3. The temperature should  
be moderate & uniform.  
4. The sunlight should be  
abundant & direct.  
5. The air should be  
abundant & pure.

+ sign + G1 + b0 to fd J1 ← mit dem by now  
- A jump

Jump + b1 + b0 to fd J1 ← mit dem by now  
the IP only on the other hand of

\* A near jump changes the IP and ds.  
for jump changes the IP and ds.

\* Far Jump instruction → 1 byte opcode + 2 bytes offset

for segment

⑤ In 80386-CPU 2 processor have different p. can go to 2GB

because of 32 bit displacement +

⑦ A label followed by colon is a name memory address.  
It marks the target location for jmp or call instruction.  
It marks the target location for jmp or call instruction.

⑧ A near jump only change the IP register.

⑩ JMP AX means jump to the address stored in AX register.  
The CPU loads IP with the value of AX. It is near or  
indirect jump because it jumps within the same code segment.

⑪ JMP DI → jump in the address contained in DI.

JMP [DI] → jump to the address stored in memory location  
pointed by DI. It is near indirect jump takes  
offset from memory.

⑫ JMP FAR PTR [DI] → far indirect jump takes both CS + DS  
from memory.

⑬ Five flags test in Conditional jump → P, C, Z, S, A

⑭ JA → jump if first number is greater after comparison

⑮ For sign number jump instruction → JL, JLE, JG, JGE

⑯ For unsigned u → JA, JAE, JB, JBE

- ① JAE, JBZ or C0H 2 and C flag bits.  
 ② SETB OR SETZ are definition (like AL) to ref = 0 or H if ZF = 0 or  
 23, 80H  $\Rightarrow$  8086 loop decrement CX register.

```

    Pentium 4      RCX "      REX "      RDX "
    Core2 Q bilmar "      REX "      RDX "
  
```

MOV CX, 150H  
 MOV DI, OFFSET DATA2  
 MOV AL, DOH  
 Loop store:  
 MOV ES:[DI], AL  
 INC DI

Loop STORE-Loop: ; end loop, in + 1000H DATA2 0017

```

    CMP AL, 3
    JNE SKIP,
    ADD AL, 2
    SKIP:
  
```

; DS:SI  $\Rightarrow$  BlockA ; ES:DI  $\Rightarrow$  BlockB.

REPEAT
 LODSB ; AL = [SI]  
 STOSB ; [DI] = AL

UNTIL AL = 0DH.

While moves an infinity loop until a break point.

```

    WHILE |      MOV AL, [SI]
           |      MOV BL, AL
           |      MOV BL, [DI]
           |      STOSB
  
```

- BREAK**  $\text{BX} \equiv 12$   
**BREAK**, IF  $BL = 12$ , then (A small) section of code is STRUCK  
**INC DI**  
**BNDW.**
- ③ Break is used to exit current loop or turn.  
 ④ Procedure in a specific block of code to do a specific task  
 starting with CALL and END with RET.  
 ⑤ last executable instruction in a procedure must be RET.  
 ⑥ NEAR RET Function pop IP from stack and return to the  
 called in the same segment.  
 ⑦ PROC NEAR / PROC FAR declaration identified as near or far  
 ⑧ CUBE CX PROC NZEA  
 PUSH AX       $\rightarrow$  multiply ~~near~~ result  
 PUSH DX  
 mov AX, CX  
 MUL CX  
 MUL CX  
 mov CX, AX  
 pop DX  
 pop AX  
 ret  
 CUBE CX . ENDP .
- ⑨ RETC return and clean up on pop the return address then  
 discard 6 more by ret.



- (45) Real mode interrupt vector 4 bytes  
 IP: 2 bytes; handler of flag  
 CS: 2 bytes; handler segment
- (46) CPU fetched CS:IP from vector to jump to ISR.
- (47) Interrupt vector type to use An divide error (division by zero or quotient overflow or -)
- (48) RET comes back to the address with the flag bit
- (49) RETF (interrupt return doubleword) used in 32-bit protected If pop BP, CS and ES flags from stack to return from an interrupt. RETF in the 64 bit version of RET.
- (50) INTO triggers interrupt only if overflow flag = 1.
- (51) Each interrupt vector 4 bytes.  
 $\text{Address} = 4 \times 400H = 1000H$ .  
 Interrupt vector 100H  $\Rightarrow$  stored at memory 0000:0000H - 0000:0103H
- (52) INTR pin is used for hardware interrupt.
- SII (Set interrupt Flag)  $\Rightarrow$  enables hardware interrupt ( $I = 1$ )  
 CLI (Clear interrupt Flag)  $\Rightarrow$  disable hardware interrupt ( $I = 0$ )
- $\downarrow$  the WAIT instruction test BUSY flag.
- (54) BOUND compares a register value with lower and upper limit in memory. It causes interrupt types if the register is lower or > upper bound.

- When ENTER instruction execute the base pointer register pushed to the stack.  
The ESC (Escape) instruction helps operate to numeric Coprocessor.

61

bus	bus	bus	bus
0	0	Extra:	
0	1	Stack	
-1	0	Code AND	
-1	1	data.	

- (6) RD=0 ; Program or reading data from memory /  
RD=1 ; inactive
- (7) TEST pin is checked by the WAIT instruction.  
If TEST = 1  $\rightarrow$  CPU continued execution.  
TEST = 0  $\rightarrow$  CPU waits until it becomes 1.  
clock in the clock signal in PPU. It must have 33% duty cycle.  
high for  $\frac{1}{3}$  of the period, low for  $\frac{2}{3}$  of the period.
- (8) MN/MX = Grounded means Q086 is working in maximum  
bus mode connected with Q087.
- (9) WR=0 ; the Q086 / Q088 writer data to memory or T/O JTAG  
The attribute means "Data is valid on the bus right now". So  
the memory or I/O device should latch (lave) the data at that  
moment.
- (10) ALE goes to high-impedance when HOLD signal is active + that  
means another device is using the bus. (bus lock)
- (11) DT/R=1 CPU is receiving data from memory / T/O.  
DT/R=0, CPU is transmitting data.
- (12) HOLD=1 , an external device requests the right item  
The CPU stops using the bus and responds with

PROBLEMS OF THE MINING INDUSTRY.

3 minimum mode  $P_{in} \rightarrow 5.50$  I/O 1M and DT/R needs to be deleted  
whether CPU is halted or not first 8088 bus cycle.

The lock pin prevents other device from using the system but temporarily. It becomes active when the CPU executes an instruction prefix for atomic operation. The lock bit indicates also queue status.

Q50	Q50	With air and stab to bottom of body onto soft parts
0	0	queue idle
0	1	Fight battle of people felt
0	0	queue empty
1	0	subsequent battle of people

Q2 Q4A provides three main functions

generates door signal (CLK and PUL) and monitors door status.

synthesized ready for wolf - taste control

⑯ divide factor of 8284A clock generator  
→ 8284A divides the original ~~generator~~ frequency by 3 to get CPU minimum clock and then divides it again to get peripheral clock.

⑰ when  $F/2 = 1$  the internal crystal oscillator is disable and  $F/1000$  and the external timing signal is connected to the  $\overline{ERZ}$  external frequency inputs pin.

⑲ crystal =  $14 \text{ MHz}$

$$\text{so } CLK = \frac{14}{3}$$

$$\text{so } PCN = CLK \div 82 = \frac{14}{6} = 2.33 \text{ MHz}$$

⑳ When  $RES = 0$  it reset 8284A and when  $RES = 1$  it fetches the CPU.

㉑ In 8086 ADD - AD15 and A19/SC - A16/CS3, lines are multiplexed for both address and data bus, they are demultiplexed using latches and in 8088 ADD - AD7 and A19/SC - A16/CS3 are multiplexed we use 74LS373 to demultiplex the system register.

㉒  $BHE \rightarrow BU1$  high enable signal indicate that the high byte of data bus is active.

㉓ buffers are used to increase driving capacity of signals. because each output can drive only about 10 loads. Fanout  $\leq 10$ . Buffer prevents ring of degradation when multiple devices are connected.

㉔ The DTR pin controls the direction of data in the 74LS245 bidirectional bus buffer.

DTR = 1  $\rightarrow$  CPU

read input to CPU

writes output from CPU

DTR = 0  $\rightarrow$  CPU

(28) A bus cycle is equal to clock period.  
clk = 4 MHz, bus cycle?

$$1 \text{ clock period} = \frac{1}{4} = 0.25 \mu\text{s}$$
$$\text{But cycle} = 4 \times 0.25 \mu\text{s} = 1.0 \mu\text{s}$$

(29) Two operation during "bus cycle" →

① Address transmission (Placing address on bus)

② Data transfer (Read or write between CPU and memory / I/O)

(30) 8086/8088 can achieve 0.33 to 1 MIPS at 10 MHz

(31) Purpose of each  $T_{RAS}$  →

$T_R \rightarrow$  Address is placed on the bus. ALE becomes active to latch address

$T_2 \rightarrow$  Data bus is prepared to read/write, control signal become valid.

$T_3 \rightarrow$  Actual data transfer happens CPU reads or writes data

$T_R \rightarrow$  Bus is released and ready for next cycle.

$T_W \rightarrow$  wait state - added if READY = 0 (slow memory)

(32) At 5MHz, clock period  $\frac{1}{5} = 0.2 \mu\text{s}$

$$\text{But cycle} = 0.2 \times 8 = 0.8 \mu\text{s}$$

so memory access time = 800 ns.

(33) At  $\overline{\text{DEN}} = \text{Data enable}$  is active 2 clock cycle during data transfer.

$$\text{At } 5 \text{ MHz, clock cycle} = \frac{1}{5} \mu\text{s}$$

$$\text{so the width} = \frac{1}{5} \times 2 = 0.4 \mu\text{s}$$

(35) If READY is grounded it introduced wait state (lw) into bus. The bus cycle CPU waits until it becomes 1. And then proceed.

③ Minimum vs Max mode.


- ① select by +sv
- ② single processor
- ③ generated internally by CPU.
- ④ RD, WR, ALR
- ⑤ use in small system

- ① select by AND
- ② multiprocessor or with coprocessor
- ③ generated externally by 8288
- ④ bus controller
- ⑤  $S_2 \oplus S_0 \rightarrow$  decade by 8288
- ⑥ large / multiprocessor system.

(36) 8288, Bus Controller (in MAX Mode).

$S_2$	$S_1$	$S_0$	Function
0	0	0	interrupt acknowledge
0	0	1	I/O read
0	1	0	I/O write
0	1	1	HALT
1	0	0	opcode fetch
1	0	1	memory read
1	1	0	memory write
1	1	1	paritive.

8288 has 32 bit memory address bus, 24 bit data bus, 16 bit control bus and 16 bit address bus. It has 32 bit memory address bus, 32 bit data bus, 16 bit control bus and 16 bit address bus.



$\Sigma$

Dear Mr. & Mrs. John  
of Bonita  
Calif.  
Dear Mr. & Mrs. John  
of Bonita  
Calif.

11 1 Nov 1864  
10 1864 Nov 11  
9 1864 Nov 11  
8 1864 Nov 11  
7 1864 Nov 11  
6 1864 Nov 11  
5 1864 Nov 11

## Ch-4

### Remember

Instruction can be 1 byte to 13 byte long. It can have op code, address, register, displacement, immediate value.

16 bit instruction mode




32 bit instruction mode.



\* Prefix is used before instruction to change address size and register size.

Register size prefix  $\rightarrow$  66H  $\rightarrow$  16  $\leftrightarrow$  32 bit register toggle

Address size prefix  $\rightarrow$  67H  $\rightarrow$  16  $\leftrightarrow$  32 bit address toggle




$D \Rightarrow$  direction bit  $\rightarrow$  1  $\Rightarrow$  R/m to reg

0  $\Rightarrow$  Reg to R/m

$W = 0 \Rightarrow$  8 bit data /  $W = 1 \Rightarrow$  16 bit data.

Mod - REG - R/M

Does we 16 bit mode  
Window/ Index  $\rightarrow$  16 bit / 32 bit



Function

MOD	Function
00	No displacement
01	8 bit sign extended displacement
10	16 bit sign displacement
11	R/M in a register

displacement bit then we add sign-extend to make 16 bits

$0H - 7FH \Rightarrow$  positive  $\rightarrow 0H$  will add on left  
 $3H - FFH \Rightarrow$  negative  $\rightarrow FFH$  will add on left.  
 $0D = 11 \rightarrow R/M$  register, Register to Register  
 $Mod + 11 \Rightarrow$  memory addressing mode select.

$W=0$	$W=1$
AL	AX
CL	CX
DL	DX
BL	BX
SH	SP
CH	BP
DH	SI
BH	DI

↓  
IM Code with addressing mode

00	DS: [BX+SI]
01	DS: [BX+DI]
10	SS: [BP+SI]
11	SS: [BP+DI]
00	DS: [SI]
01	DS: [DI]
10	SS: [BP]
11	DS: [BX]

## Combination

Bit 4	Effective Address	Description
0	$[BX + SI]$	Base + Index
0	$[BX + DI]$	Base + Index
0	$[BP + SI]$	Base + Index
0	$[BP + DI]$	Base + Index
0	$[SI]$	Index only
1	$[DI]$	Index only
1	$[BX]$	Base only
1	$[BP]$	Base + DI Placement
1	$[BX, BP]$	Base on 1st

## For Hack



\* We can't pop code segment. Stack is in cyclic nature.

\* LEA (load effective address) load the address of data in register.

MOV AX, NUMB . NUMB DW 1234H

→ AX 1234H

LEA AX, NUMB  
⇒ AX = offset address of NUMB

MOV BX, OFFSET LIST ⇒ An remember → cycle → for loop.  
LEA BX, LIST → procedure → cycle.

LDS, LES, LFS, LGS, LSS bring the offset address and register + address from for address.

LDS reg, mem dit will bring offset and register from memory and give offset to register and segment to DS  
in far address → offset (4 byte) + segment (2 byte)

LSS in we for changing stack.

`flag`  $\Rightarrow$  direction flag.  $0 = 0 \Rightarrow$  Auto increment  $0 = 1 \Rightarrow$  Auto decrement.

$\Rightarrow$  memory to memory (Move string)


Port to memory [Input string] (

→ *lumber* → *post* *compt* *cutting*  
Bunyip word.

$\Rightarrow$  store writing  $\rightarrow$  bring data from register to memory.

TSIS-1 < 4

10:53 27



## Q & Solve

③ Mod mode specifies addressing mode whether the data is in register or memory and if memory we add displacement.

④ In Pentium 4, 32 bit registers are selected by using name 3 bit REG or RM field values put the instruction in Clusters 6H prefix to switch register size to 32 bit mode.  
⑤ default register register  $\Rightarrow [SP \rightarrow SS], [BP \rightarrow DS], [BX \rightarrow DS], [DI \rightarrow ES]$

[BP  $\rightarrow$  SS], 16I - DS

⑥ 8B07 H  $\Rightarrow$  16 bit

10001011  $\rightarrow$  00000111  
MOV D

MOV AX, [BX]

8B98 000CH

10001011 · 10011110  
MOV BX, [BP+BX]

16bit  
displacement

MOV BX, [BX+00CH]

⑩ MOV \$1, [BX+2]

10001011 0110111  
displacement 02H  
8B FF 02

⑪ MOV ECX, [BX]

= 8B . 00 110 000

$\Rightarrow$  8B 30 for 32 bit register  
prefix.

66 8B 30

REX Prefix is use in 64 bit mode to extend register size and access new 64 bit registers.

MOV AX, 1000H | MOV DS, 1000H ⇒ not correct as segment register can't load immediate value.

PUSHA pushes all the 16 bit general register in this order.  $\leftarrow$   
AX, CX, DX, BX, SP, BP, SI, DI  
PUSHAD pushes 32 bit registers.

Instruction → operation.

USA AX → Decrement SP by 2 and place AX on the stack.  
ESI → Take it by far from stack into ESI.

push [BX] → pushes 16 bit data from memory at [BX] onto stack.  
push F0 → pushes 32 bit EFlag register onto the stack.  
push DS → loads DS register with 16 bit value from stack.  
pushA → pushes immediate value 00000000H onto stack.

PUSH EAX where SS = 0100H SP = 0100H

Push EAX Stack grows downward in value.

$$SS:SP = 0100: (0100-4) = 0100:00FCH$$

ESS:[P]=AL

[SS:SPH]=AH

[SS:SP42]=middle byte

[SS:SP33]=high byte.

Data stored at [0200:00FCH] to [0200:00FFH]

11.11.2023  
Data Structures  
Assignment 1  
Page 11 of 14 Date

- (2) LDs BX, NUMBER of bytes of data to be loaded into BX, and  
 here we load 1 byte, 2 bytes added to BX as offset and  
 last two bytes added to DS as segment.
- (29) LDs → load data segment → for normal data addressing  
 LS → loads stack segment → use for task setup or switching
- (31) Direction flag controls the auto update direction of SI/ES/DS  
 and DI/ECX/RDI during string instructions.
- (3) CLD → clear DF (ref forward increment) → make DF=0  
 STD → sets DF (ref backward/decrement) → DF=1
- (33) MONS (memory → memory copy) and CMPS (memory ↔ memory compare) uses both DS:SI and ES:DI
- (34) COPY 12 bytes from source to destination
- PUSH DS  
 PUSH ES  
 CLD.
- MOV SI, OFFSET SOURCE  
 MOV DL, OFFSET DEST  
 MOV CX, 12  
 REP MONSB.
- (35) REP we prefix for decrementsing counter CX to zero  
 REPZ → CX ≠ 0 andZF = 1 repeat  
 REPNZ → CX ≠ 0 andZF ≠ 1 repeat.
- (36) In REP instruction we have the port number to DX.
- (37) LA AH and LHF mean load AH from flag and  
 move AH to flag

~~XLAT~~ ~~nonconform AL~~  $\rightarrow$  XLAT treats AL as an index into a ~~lookup~~ table where base is in BX replacing AL with table entry  
AL = [DS:BX+AL]

लेन्क प्रक्रिया से पहले MOV  $\rightarrow$  MOV AL,[address] JA 300 01 0000000000000000

I/O device परामिती दरमें IN  $\rightarrow$  IN

IN AL,12H  $\rightarrow$  Read one byte from I/O port 12h into AL

Immediate Port form:

OUT DX,Ax  $\rightarrow$  Take 16 bit data from Ax to I/O port address by DX

Low byte goes first on the bus.

Segment override prefix forced a memory operand to use non-default segment overide instead of default segment.

DX's rules.

MOV AX,ES:[BX]

~~language directive~~ tell the assembler how to arrange & define all the members how to arrange & define

or reserve memory segment which is not actual CPU instruction.

DB 25  $\rightarrow$  25 is stored in 1 byte

DW 1234H  $\rightarrow$  1234 in store in 2 byte.

DMOV NZ CX,DX

Conditional move if not equal

ZF=0 means copy DX to CX. else CX is unchanged

DW  $\rightarrow$  define word

30 DUP(?)

LIST DB 30 DUP(?)

We use DUP to fix a value for name for all member items

Not for run time as CPU does not take it.

- (56) Model reflects memory model. INT 3h with AH=4ch do terminate the program and return to DOS, AL holds the return code.

Q1-5

Solve

- ① Add the data address by SI to AL  $\rightarrow$  ADD AL, [SI] Add AL, PTR word PTR FROG, CX  
Add CX to memory variable FROG  $\rightarrow$  ADD WORD PTR FROG, CX  
② Add Q34H to RCX  $\rightarrow$  ADD RCX Q34H.

- \* segment register can be used in Arithmetic or logical(Add, AND, OR, etc.) instruction as destination or source

$$1001 + 20 \text{ FF} \\ = 3100 \text{ H}$$

here we had half carry no A = 1. CAF = 1

INC [BX] in meaning we don't know the size of memory -  
size is ambiguous, specify the size  $\rightarrow$  INC BYTE PTR [BX]

- ③ Subtract 10 words after SI from CH  $\Rightarrow$  SUB CH, WORD PTR [SI+10]  
 $\hookrightarrow$  10 words = 20 bytes

④ subtract AL from memory FROG  $\rightarrow$  SUB FROG, AL

- ⑤ SUB EDI, DX  $\rightarrow$  subtract DX with borrow(carry flag) from the word in memory at address EDI. result store back in memory.

- ⑥ SBP  $\rightarrow$  destination=destination-source  $\rightarrow$  store result  $\rightarrow$  arithmetic subtraction.

- CMP  $\rightarrow$  only AL flag  $\rightarrow$  No more result  $\rightarrow$  bit comparison.

two 8 bit number multiple resulting AX(16 bit) & DX(16 bit)

two 16 bit 11 11 result in DX . AX

If upper half  $\neq 0$  C=1, 0=1.

If upperhalf=0 C=0, 0=0

IMUL BX, DX, 100H

$\Rightarrow$  signed multiply BX = 0 X  $\neq$  100H

divide 8 bit numbers

AX/8 bit  $\Rightarrow$  AL = quotient

AH = remainder

6 bit number divided :

DX.AX / 16 bit  $\Rightarrow$  quotient AX

remainder DX

Two main division errors

Divide by zero. Divisor = 0

Divide overflow. Result too large to fit in quotient register

$\rightarrow$  CPU triggers interrupt.

~~divide AL by CL, multiply result by A, add final remainder DX~~

MOV AL, BL  
DIV CL  
MUL BL  
MOV DX, AL

MUL BL

MOV DX, AL

3) DA decimal add just after addition) and DAS (decimal adjust after subtraction) in AL with DEC arithmetic operation  
4) HAM (ASCII Adjust after multiplication) it will handle Binary fraction in AL into two decimal digits.  
in AL into two decimal digits.  
High digit  $\rightarrow$  AH  
Low digit  $\rightarrow$  AL

so binary  $\rightarrow$  unpacked BCD from 10 bit string remain. No 8  
AL = 25  $\rightarrow$  AH = 2, AL = 25

### 35) Instruction we in ASCII Arithmetic operation?

AAA  $\rightarrow$  Adjust after addition

AAS  $\rightarrow$  Adjust after subtraction

AM  $\rightarrow$  Adjust after multiplication

AAD  $\rightarrow$  Adjust after division

36) Convert unsigned number in AX to 5 digit BCD numbers. Given AX contains a 16 bit binary number we must convert it to a decimal digit and store each digit separately in memory address. Load AX with number and BX with masking memory address where digits will be stored.

② Divide AX by 1000 (decimal)  
• quotient in the most significant digit (D4)  
• remainder = rest of the number

• Store D0 at  $[BX+7]$

③ Then divide the remainder (R0) by 100, get the next digit (D3) and store at  $[BX+1]$

④ Repeat the process with 10, 10 and finally 1.

Each time store the quotient in  $[BX+2]$ ,  $[BX+3]$ ,  $[BX+4]$

⑤ The last remainder after dividing by 10 in the least significant digit D0.

8 digit packed by 4 bytes using AX, BX and CX. DX  
starting from the least significant byte. Cloner bytem DX and

B X) ADD BL + DL

- Apply DAA (decimal adjust after addition) to the result remain valid in BC.

• save result in DL and keep any carry in CF

- move to next byte (BH+DL) add them with ADC

• again we DAA to adjust decimal digit.

- 3) Repeat for the next two bytes (AL+CL, AH+CH) adjusting them with DAA each time.

- 4) After n such addition all decimal digits are correctly added

- 5) The final 8 digit is saved in CX:DX

~~Now 3 leftmost bit of DH are in BH~~

MOV BH,DH  
AND BH, 1Fh

4) AND X with Y  
AND Y, X

To invert we need XOR with that bit and i:

- 4) AND Complement logical AND stores the result in destination

update flag.

TEST computer logical AND to test flag does not modify tent

- 4) XOR WORD PTR [EBX], DX > here memory in destination.