

# EE2020: Digital Fundamentals – Laboratories Schedule

SCHEDULE	ACTIVITY TYPE	DESCRIPTION	ASSESSABLE CONTENTS	MODULE WEIGHT
Week 1				
Week 2				
Week 3	Laboratory 1	Getting Started	In lab demonstration. No submission	Laboratory activities and tasks: 15%  The weight distribution is not equal among the laboratory activities. Laboratory 2 and 4 have higher weight
Week 4				
Week 5	Laboratory 2	Combinational Circuits in Verilog	In lab demonstration. Post-lab report submission	
Week 6	Laboratory 3	Sequential Circuits in Verilog - Part 1	In lab demonstration. No submission	
Recess Week				
Week 7	Laboratory 4	Sequential Circuits in Verilog - Part 2	Post-lab design task. Post-lab report submission	
Week 8	Project 1	Introduction to BASYS3 I/O Devices	Laboratory 4 assessment	
Week 9	Project 2	Basic Features Implementation	Project assessment of introductory contents	5%
Week 10	Project 3	Advanced Features Implementation	Project assessment of basic features	15%
Week 11	Project 4	Full System Testing		
Week 12	Project 5	Project Assessment	Project assessment of advanced features	25%
Week 13				
Reading Week				
Examination	No examinations for EE2020. Two quizzes, each one being 20% of the module weight, are carried out during the semester			

## LAB 1

Using a simple Boolean design problem, an introductory approach to the Vivado software used in EE2020 will be covered. Quick instructions on downloading and installing the Vivado software on your personal computer is provided. The Vivado software is provided by Xilinx, which is an industry leader of FPGA. It is a comprehensive integrated development environment (IDE) for FPGA design flow ...

## LAB 2

A combinational circuit is one where the outputs depend only on the current inputs. In this lab, we will be designing some combinational circuits that are able to perform addition and subtraction ...

# NATIONAL UNIVERSITY OF SINGAPORE

## Department of Electrical and Computer Engineering



## EE2020: DIGITAL FUNDAMENTALS - LAB 1

Getting Started with Vivado 2016.2, Basys 3  
Development Board, and Verilog HDL

AY 2016/2017, Semester 2

Teaching Assistants

Christopher M. Shin (Monday EE2020 Session)  
Gao Jieyi (Wednesday EE2020 Session)

### IMPORTANT NOTES TO REMEMBER THROUGHOUT THE SEMESTER

- Please use the D:\MyWork folder for your work in the Digital Electronics Lab. You are encouraged to **delete** all folders within the D:\MyWork folder before starting your work. You are further encouraged to **copy** your work folder to your personal flash drive after the session is over.
- Please **delete** your work folder from the laboratory's computers after your session is over. You are responsible to **safeguard** your confidential programs. For assessable programs, you will be penalised if two programs with similarities beyond empirical evidence is detected. Both the source(s) and recipient(s) of plagiarised programs are equally penalised.
- You are free to use your own laptop to work on the lab and project contents in the Digital Electronics Lab.
- Do not work with your work folder and files on your thumb drive in Vivado, as this may significantly reduce your productive time. Work folders and files should preferably be on solid state disks or hard disks for faster accesses and processing.

### OVERVIEW


Using a simple Boolean design problem, an introductory approach to the Vivado software used in EE2020 will be covered. Quick instructions on downloading and installing the Vivado software on your personal computer is provided. The Vivado software is provided by Xilinx, which is an industry leader of FPGA. It is a comprehensive integrated development environment (IDE) for FPGA design flow.

In this lab:


- An introduction to basic Verilog HDL (Hardware Description Language) is provided.
- The overall process flow to of designing, synthesising, simulating and implementing a program is covered.
- Programming Digilent's Basys 3 development board, which features an FPGA from Xilinx's state-of-the-art Artix-7 family, is illustrated.

## 1.0 VIVADO DOWNLOAD AND INSTALLATION

The Vivado 2016.2 software is already installed on the computers in the Digital Electronics Lab, and are ready for immediate usage. It is also required that you install such software on your own personal computer. Some quick guidelines on installing the required software for EE2020 on your personal computer is provided in this section.


<b>Software Name</b> <b>Warning:</b> <b>Do not use</b> other versions of the software. Only the Vivado 2016.2 Windows version has been tested. Computer compatibility issues will occur with other versions of the software, and assessment of your project may not be possible. This will lead to loss of project marks if your project cannot be assessed.	<p>Vivado Design Suite - HLx Editions - 2016.2</p>
<b>Software Weblink</b>	<a href="http://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/2016-2.html">http://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/2016-2.html</a>
<b>OS Requirement</b>	Windows 7 and above, Linux (Refer to the software documentation). Mac version is not supported
<b>OS Architecture</b>	64 bit versions. 32 bit versions are not supported
<b>Quick Download and Installation Guide</b>	<p>Select the installer that best suits your preferences. All downloads require registration with Xilinx, and you will be prompted for registration during the download:</p> <div style="border: 1px solid #ccc; padding: 10px; margin-bottom: 10px;"> <p> <a href="#">Vivado HLx 2016.2: Windows Web Installer (EXE - 50.41 MB)</a> MD5 SUM Value: 31edee9382d432aca96a9fc80befdd40</p> <p> <a href="#">Vivado HLx 2016.2: Linux Web Installer (BIN - 80.67 MB)</a> MD5 SUM Value: d5607db40f368915052e885a9470d752</p> <p> <a href="#">Vivado HLx 2016.2: All OS Installer Single-File Download (TAR/GZIP - 11.17 GB)</a> MD5 SUM Value: 0e41f991e5d89410ad5ed6d30407f379</p> </div> <div style="border: 1px solid #ccc; padding: 10px; background-color: #f9f9f9; margin-bottom: 10px;"> <p>Installer download takes multiple seconds. Registration is required for installation. Download time during installation may be short, but loss of internet connection may result in installation failure. Use this if you want to minimise the total time from download to installation, as compared to downloading a full installer.</p> </div> <div style="border: 1px solid #ccc; padding: 10px; background-color: #f9f9f9; margin-bottom: 10px;"> <p>Linux version has not been tested in EE2020. Use at your own risk</p> </div> <div style="border: 1px solid #ccc; padding: 10px; background-color: #f9f9f9;"> <p>Installer download takes time, or can be obtained from alternate sources. Registration is not required for installation. There is no download during installation and it takes a few minutes to install, while being the most reliable method for installation</p> </div> <p>After obtaining the installer file, click on the setup executable of the software. Along the installation process, you may wish to take note of the following:</p> <ul style="list-style-type: none"> <li>► Select the <b>Vivado HL WebPACK</b> option when given the choice of installation edition.</li> </ul> 

► Select the default options during installation. There is no need to change the installation options.



► Your firewall software may prompt you to allow the installation of certain devices.  
The verified publishers should be allowed access.

► After the installation is complete, a license window will appear.  
You can safely close the window without selecting any license.



Please restart your computer before using the Vivado 2016.2 software. You may wish to uninstall the **Xilinx Information Centre** from the control panel as it is not needed. Not uninstalling it will cause pop-up messages to appear whenever updates for Xilinx are available. You are now ready to use the Vivado 2016.2 IDE for EE2020 purposes.

## 2.0 DESCRIPTION OF THE SIMPLE BOOLEAN DESIGN TASK

The following task is required to be implemented on the Basys 3 development board:

- When switch **A** turns on, only **LED1** lights up.
- When switch **B** turns on, only **LED2** lights up.
- When both switches **A** and **B** turn on, **LED1**, **LED2**, and **LED3** light up.



### UNDERSTANDING | TASK 1

Complete the truth table for the design task:

INPUT		OUTPUT			MINTERM
A	B	LED1	LED2	LED3	
0	0				$\bar{A}\bar{B}$
0	1				$\bar{A}B$
1	0				$A\bar{B}$
1	1				$AB$

## 2.1 Deriving an SOP Boolean Equation for the Design Task

Given any truth table with any number of input variables, the sum-of-products (SOP) or product-of-sums (POS) canonical form may be used to write out a Boolean equation for each output variable. Let us use the SOP form as it leads to a shorter equation, albeit not necessarily the simplest.

A minterm, which is a product involving all input variables, that is true for each row of the table has been provided for the truth table. Computing a minterm does not require any consideration of the output. The canonical SOP Boolean equation for an output variable can then be worked out, by summing up each minterm for which the output is TRUE. For example, the canonical SOP form for **LED1** is written by summing up each minterm for which the output **LED1** is TRUE, as indicated below:

$$\text{LED1} = A\bar{B} + AB$$

### UNDERSTANDING | TASK 2

Work out the canonical SOP Boolean equations for **LED2** and **LED3** based on your truth table from [UNDERSTANDING | TASK 1](#)

$$\text{LED2} =$$


$$\text{LED3} =$$

## 2.3 Illustrating Logic Expressions by Using a Schematic of Gates

The Boolean equations for **LED1**, **LED2**, and **LED3**, as obtained from section 2.1, can be implemented by using:

- 2 NOT gates (NOT gates are also called inverters)
- 3 AND gates
- 2 OR gates

The gate-level schematic is as depicted below:



## 2.4 Verilog Hardware Description and FPGA Implementation

Xilinx's Vivado software is an integrated design environment that has numerous amount of advanced features used in the industry, and among which we will be introducing the following:

- Writing and editing HDL codes for digital system designs.
- Simulation of the design's behaviour.
- Synthesis of the codes, in order to convert the design from textual description into logic gates.
- Implementation of the design to map and route the logic to a target FPGA.
- Optimising the synthesis, implementation, and bitstream generation according to the user's strategies. The default optimisation strategies shall be used in EE2020, as changing them is beyond the scope of introductory digital designs.
- Programming an FPGA with the optimised bitstream.

The remaining part of this lab manual will now show the steps required to go from the design task, to the FPGA implementation. The Basys 3 development board shall be used, and it is expected that students train themselves to be able to easily go through all these steps before the EE2020 lab 2 starts.

## 3.0 INTRODUCTORY STEP-BY-STEP GUIDE TO XILINX'S VIVADO 2016.2 SOFTWARE


During your lab session, your EE2020 lab assistant may provide you helpful hints on the usage of the Vivado 2016.2 software, beyond the most basic things that are described in this section.

### 3.1 Creating a New Verilog Project in Vivado

#### 1. Open the executable: Vivado 2016.2

You will need to wait multiple seconds before the program opens. Avoid clicking on the icon multiple times, as errors while using the program may occur if multiple copies of Vivado 2016.2 are opened at the same time.

*If you have used the default installation, and depending on your operating system, the icon may look similar to what is shown to the right.*




#### 2. Create New Project and continue until the next step.




#### 3. Enter a Project name and continue.

Ensure that the complete **Project location** name for your project folder does not have any spaces, and that your **Project name** does not start with a number. Failure to follow these rules will prevent successful designs in Vivado



#### 4. Select RTL Project.


Uncheck “Do not specify sources at this time”.



#### 5. Click on Create File.


Target language: **Verilog**

Simulator language: **Mixed**



#### 6. Enter a File name for the source file.


Ensure that the **File name** does not have any spaces and does not start with a number.



#### 7. In the Add Sources window, click on Next after the file has been added. This leads to the Add Existing IP (optional) window.

In the **Add Existing IP (optional)** window, just click on **Next**. This leads to the **Add Constraints (optional)** window.

In the **Add Constraints (optional)** window, just click on **Next**. This leads to the **Default Part** window.




## 8. Select Parts.


The FPGA chip in use needs to be specified. The Basys 3 development board contains the **xc7a35t** chip from the Artix-7 family. Use the filter to fasten the search:

Family: **Artix-7**  
 Package: **cpg236**  
 Speed grade: **-1**

Select **xc7a35tcpg236-1** and click on **Next**.




## 9. Click **Finish**.



## 10. A module, that resides within the source file that had been created in the previous steps, need to be created. You may wish to change the Module name.


Fill in the remaining cells with:

Port Name: **A**, Direction: **input**  
 Port Name: **B**, Direction: **input**  
 Port Name: **LED1**, Direction: **output**  
 Port Name: **LED2**, Direction: **output**  
 Port Name: **LED3**, Direction: **output**



## 11. Upon creating a new project, the Vivado IDE viewing environment is shown. The main parts of the graphical user interface are:

- ① The **Flow Navigator** provides quick access to tools from design entry to bitstream generation.
- ② The **Data Windows Area** displays design sources and data. In the screenshot, the **Sources** window is currently selected.
- ③ The **Workspace** displays the text editor, schematic, project summary, and other report.
- ④ The **Results Window** displays messages and log files during simulation, synthesis, implementation, and so on.
- ⑤ The **Project Status Bar** displays the current status of the active design.




### 3.2 Using Vivado Text Editor to Write Verilog HDL Code

1. Double click on the design source, for example: **my\_control\_module**, to open and display the file in the **Workspace** for editing.

In the text editor, it can be seen that a Verilog module begins with the module name, and the inputs and outputs to the design.

Words that are highlighted in purple are reserved words that have specific functions, and should not be used as labels.

Currently, the module is empty in terms of the types of outputs to produce when given certain inputs.



2. Some codes for the behaviour of the program need to be inserted, between **module** and **endmodule**. Using the Boolean expressions obtained in section 2.1, the operators are translated to Verilog representations, as tabulated below:

Operators		Verilog Representation
OR	$A + B$	
AND	$AB$	&
NOT	$\bar{A}$	~
XOR	$A \oplus B$	^


In the screenshot, the **assign** statement causes the left hand side of the expression to be updated *every time* there is a change on the right hand side of the expression. It is therefore called a *continuous assignment* statement, describing combinational logic whereby the output on the left is a function of current inputs on the right.

For the image shown on the right, it means that the statements on line 31 till line 33 execute concurrently. This is in contrast to sequential execution of statements in a computer programming language such as C.

## **UNDERSTANDING | TASK 3**

Complete the code for line 32 and line 33 based on your Boolean expressions from the section [2.1](#)

```
23 module my_control_module(
24     input A,
25     input B,
26     output LED1,
27     output LED2,
28     output LED3
29 );
30
31     assign LED1 = (A & ~B) | (A & B);
32     // Delete this comment and write the Verilog code for LED2
33     // Delete this comment and write the Verilog code for LED3
34
35 endmodule
```




3. Save your current file by clicking on **File → Save File**, or by pressing **Ctrl+S**.

Each time a file is saved, a syntax check is carried out. If there are any syntax errors in your code, they will be indicated in the **Messages** tab of the **Results Window**. Indications also appear in the **Sources** window of the **Data Windows Area**.

After saving, perform the following:

- Expand **RTL Analysis** in the **Flow Navigator Panel**
- Expand **Elaborated Design**
- Click on **Schematic**
- If an **Elaborate Design** window pops up, click **OK**





4. The schematics window will appear, showing the RTL schematic of the design.

Register Transfer Level (RTL) schematic is a pre-optimised design in terms of generic symbols, such as AND gates, OR gates.

In other words, the RTL schematic allows one to view a schematic representation of the design, with symbols such as logic gates, adders, multipliers, counters providing a functional view of the design.

#### UNDERSTANDING | TASK 4

What similarities and differences do you notice between the RTL schematic and the schematic obtained from the previous section, both shown to the right. How do they compare to the actual schematic obtained on your computer screen?



### 3.3 Testbench and Behavioural Simulation


- After writing the codes, there is a need to test them to check their behaviours. Inputs are applied to a module, and the outputs are checked to verify whether the module operates as intended. This ensures that a system is tested before it is physically built.

A testbench is an HDL module that is used to test another module, and which is called the Device Under Test (DUT) or Unit Under Test (UUT). The testbench contains statements to apply inputs to the DUT, and in our case, it is the **my\_control\_module**.

As a start, perform the following:


- Expand **Project Manager** in the **Flow Navigator Panel**
- Click **Add Sources**
- Select **Add or create simulation sources**, then **Next**
- Similar to section 3.1, create a Verilog source file, and give it a file name, such as **test\_simple\_boolean**
- In the **Define Module** window, you may change the name to **my\_control\_module\_simulation** if you wish
- Do not input any **I/O Port Definition**, and click on **OK**
- The **Sources** window will appear as depicted on the right

You may click on the **Libraries** and **Compile Order** tab to see how the **Sources** window look like. This will help you in the future if ever the **Hierarchy** tab is not selected by default. Furthermore, understand the relationship between the different file names and module names that have been used here.



- Double-click on the **my\_control\_module\_simulation** from the **Sources** window to open the **Workspace** text editor for the **test\_simple\_boolean.v** file.

The timescale directive at the top of the **test\_simple\_boolean.v** file specifies the time unit used in the file. **'timescale 1ns / ps** specifies a time unit in the file to be 1 ns, and the simulation to have a precision of 1 ps. Time unit delays are indicated by the symbol **#**



3. Add the codes as shown in the image on the right.

An **initial** block is used to execute statements in its body once, starting from  $t=0$ . For this example, the following happens:

- At time  $t = 0$  ns,  $A = 0$  and  $B = 0$
- At time  $t = 10$  ns,  $A = 0$  and  $B = 1$
- At time  $t = 20$  ns,  $A = 1$  and  $B = 0$
- At time  $t = 30$  ns,  $A = 1$  and  $B = 1$

An **initial** statement should only be used in testbenches for simulation, not in modules intended to be synthesised into actual hardware.

With reference to the screenshot, all signals on the left of assignments must be declared as **reg**. Note that **reg** does not necessarily imply that the signal is a register.

The **LED1**, **LED2** and **LED3** outputs have been declared as **wire** here. **wire** is used when an output is expected to be used as input to another module, or in an assignment statement. In our case, since the outputs are not used by other modules, the simulation will succeed even without the **wire** declarations for **LED1**, **LED2** and **LED3**.

```


23 module my_control_module_simulation(
24
25   );
26
27   // Inputs
28   reg A;
29   reg B;
30
31   // Outputs
32   wire LED1;
33   wire LED2;
34   wire LED3;
35
36   // Instantiate Device under Test (DUT)
37   my_control_module dut(A, B, LED1, LED2, LED3);
38
39   //Stimuli
40 initial begin
41     A = 0; B = 0; #10;
42     A = 0; B = 1; #10;
43     A = 1; B = 0; #10;
44     A = 1; B = 1; #10;
45   end
46
47 endmodule
48

```



4. After saving the file, note how the **Sources** window has changed. Testbench **my\_control\_module\_simulation** instantiates or calls **my\_control\_module**.


This causes **my\_control\_module** to be a leaf node in the hierarchy for **my\_control\_module\_simulation**.



5. Perform the following:

- Expand **Simulation** in the **Flow Navigator Panel**
- Click on **Run Simulation**
- Select **Run Behavioral Simulation**

Several seconds later, the vivado simulator will provide a waveform window.




6. A noticeable waveform pattern may not be seen by default, as the time resolution used in the simulation is very small as compared to the amount of time the simulation is ran.

Hence, with the simulation windows being the active window and from the menu, select **View → Zoom Fit**, or press **Ctrl+0**

Look at the simulation results closely. How do the waveforms show that your design is indeed working as desired?

Consider trying out the various options provided in the simulation window before going back to the **Workspace**.




## 3.4 Synthesis

- Logic synthesis transforms HDL code into an optimised set of logic gates to reduce the amount of hardware and efficiently perform the intended function. Different optimisation strategies are available, but this will not be the focus of this course.

Right-click on the **simple\_boolean.v** file in the **Sources** window, and select **Set as Top**. This option is disabled if the file is already the top module, and in such a case, proceed directly to the next step.


*In general, when there are multiple design and simulation modules, the “Set as Top” option selects the design and simulation modules to be considered when performing the different stages of the project flow. Simply right-click on the module that you wish to process, and select the “Set as Top” option.*



- Perform the following:

- Expand **Synthesis** in the **Flow Navigator Panel**
- Click on **Run Synthesis**


Synthesis is usually one the most time-consuming part of the FPGA design flow. However, for this very simple example, it should take only multiple seconds.



- While Vivado performs synthesis, the **Project Status Bar** at the top right provides an indication of the ongoing progress.

Upon completion of the synthesis, the progress will change from **Running synth\_design** to **Synthesis Complete**. A log will appear in the **Log** tab of the **Results Window**, while warnings and errors are displayed in the **Messages** tab.

If a **Synthesis Completed: Synthesis successfully completed** window appears, you may close it.



4. Perform the following:


- Expand **Synthesis** in the Flow Navigator Panel
- Expand **Synthesized Design** under **Synthesis**
- Click on **Schematic**

The schematic of the synthesised design will be generated and this synthesised circuit is an optimised version of the RTL schematic that was obtained in section 3.2


The IBUF or OBUF symbols represent buffers. A buffer behaves like an inverter without its bubble, whereby its output is equivalent to its input.

Click on the Look-up Table (LUT) that defines how the output **LED3** behaves. The **Cell Properties** window will appear for that specific LUT.

Note that Field-Programmable Gate Arrays (FPGAs) consists of large amount of LUTs that can be configured to behave as multi-input gates.





5. In the **Cell Properties** window for the LUT of **LED3**, open the **Truth Table** tab. Notice how for this simple example, this LUT is behaving as a simple AND gate.



6. Compare the optimised and non-optimised schematics.

### UNDERSTANDING | TASK 5

How is this optimised circuit equivalent to the SOP equations of section 2.1?




## 3.5 Design Constraints

- Design constraints, such as timing and physical I/O pin mapping, must be defined before doing an implementation. Given that our example is a combinational circuit, timing constraints will not be specified as there are no critical sequential elements in the design.


Such design constraints may be set any time after writing the HDL code described in section 3.2, including before the synthesis phase discussed in section 3.4

Proceed with the following sequence:

- Expand **Project Manager** in the **Flow Navigator Panel**
- Click **Add Sources**
- Select **Add or create constraints** and click **Next**
- Click on **Create File** and give the XDC file a file name, such as **lab\_1\_constraints**. The XDC format stands for Xilinx Design Constraints here
- When adding or creating a source file, it is recommended to select the option to copy the file into the project. This ensures that all the files you are working with are located in one work folder, and not on multiple places on your storage device
- Finally, click on **Finish**



- Open the **lab\_1\_constraints.xdc** file from the **Sources** window.




3. Enter the constraints as shown in the screenshot. The statements tell the Artix-7 FPGA how to link the signals in the Verilog top level design source module, to physical I/O pins on the FPGA.

```


Project Summary x lab_1_constraints.xdc x
C:/Users/Christopher/Documents/Lab_1/lab_1.srsc/constrs_1/new/lab_1_constraints.xdc

1 set_property PACKAGE_PIN V17 [get_ports {A}]
2 set_property IOSTANDARD LVCMS33 [get_ports {A}]
3
4 set_property PACKAGE_PIN V16 [get_ports {B}]
5 set_property IOSTANDARD LVCMS33 [get_ports {B}]
6
7 set_property PACKAGE_PIN U16 [get_ports {LED1}]
8 set_property IOSTANDARD LVCMS33 [get_ports {LED1}]
9
// 10 set_property PACKAGE_PIN E19 [get_ports {LED2}]
11 set_property IOSTANDARD LVCMS33 [get_ports {LED2}]
12
13 set_property PACKAGE_PIN U19 [get_ports {LED3}]
14 set_property IOSTANDARD LVCMS33 [get_ports {LED3}]
15

```



4. The Artix-7 is located around the middle of the Basys 3 development board, and the switches and LEDs being used are located in the bottom right corner.




## 3.6 Implementation and Bitstream Generation

### 1. Do the following:

- Expand **Implementation** in the **Flow Navigator Panel**
- Click **Run Implementation**. You may be prompted and required to perform synthesis again if it is out-of-date due to changes in the HDL code

Similar to the synthesis phase, the status of the implementation phase can be monitored at multiple places, including in the **Project Summary** window, the top-right corner of the **Project Status Bar**, or the **Design Runs** tab. Monitoring might be useful as implementation is another time-consuming process.


If there are any warnings or errors, they are displayed in the **Messages** tab.



### 2. After successful completion of the implementation process, the **Implementation Status** will change to **Complete**.

Notice that there are warnings but these can be ignored. However, critical warning and errors cannot be ignored, and will lead to failed implementation.

If an **Implementation Completed** window pops up, you can choose **Generate Bitstream** and click on **OK**, or else you can click on **Cancel**.




### 3. After the implementation phase, there is a need to generate a file that can be uploaded to the FPGA. Such a file is called a bitstream file, and it consists of binary values 0's and 1's that tells the FPGA how to behave.

The bitstream file is obtained by doing:

- Expand **Program and Debug** in the **Flow Navigator Panel**
- Click on **Generate Bitstream**

After waiting for several moments, the bitstream generation will be completed. Monitoring of the bitstream generation is done in the same manner as for the synthesis and implementation phase.

A successful bitstream generation is the last step required before uploading the program to the Artix-7 FPGA.



### 3.7 Using the Basys 3 Development Board and Program Upload

- Before using your Basys 3 development board, and to prevent potential damage to it, take note of the following recommendations and warnings:

**⚠** The Basys 3 development board is powered OFF by placing SW16 in the OFF position before connection to/removal from the USB port of the computer.

**⚠** Do not force in the micro-USB cable upside down to the Basys 3 development board, as this will damage your micro-USB port and device. Carefully connect to the micro-USB cable in the correct orientation.

**⚠** The chips on the board are electrostatic sensitive. Avoid touching them. Handle the board by the edges to prevent damage.



**⚠** Make sure the board is not in contact with any metal components, whether above or below. Do not place any liquid sources near the FPGA board.

- After connection of the Basys 3 development board to the computer, turn on the power by setting SW16 in the ON position.

Each Basys 3 development board has a unique identifier, and if this is the first time you are connecting your device to a specific computer, it will take a few moments for it to be detected and installed for that specific computer. Internet connection and windows device update is recommended to be enabled if your device cannot be installed.


On faster computers and optimised computer system configurations, the device detection and installation takes a few seconds. In the lab, the desktop computers sometimes take a few minutes for the detection and installation.

You may test your Basys 3 development board afterwards. Whenever powered up, the Basys 3 on-board flash device loads a pre-configured demo program. Observe the 7-segment display, use the pushbuttons and switches, or try the 'reset' button.




3. After successful connection and installation of your Basys 3 development board to the computer, and verification through the default pre-configured demo program, it is now time to upload your developed program, by doing the following:

- Expand **Program and Debug** in the **Flow Navigator Panel**
- Expand **Open Hardware Manager**
- Click **Open Target**
- Select **Auto Connect**. In case connection fails, consider pressing the ‘reset’ button, or turn your device OFF for a few seconds and ON again, while ensuring that it is detected and installed on your computer. Then try **Auto Connect** again.
- If successful, the **Program Device** will be enabled, and you will be able to select **xc7a35t\_0**



4. Clicking on **xc7a35t\_0** leads to the window shown on the right. By default, if the bitstream was successfully generated, the path name in the **Bitstream file** is automatically provided.


Upload the .bit program to the FPGA by clicking on **Program**.



5. Your program will then be uploaded within a few seconds.

#### UNDERSTANDING | TASK 6

Verify the functionality of the design by using the input devices you have assigned to **A**, **B** and observing the output devices assigned to **LED1**, **LED2** and **LED3**. Check what happens if the ‘reset’ pushbutton is pressed. Once you are confident with the correctness of the uploaded program, please inform your assigned Graduate Assistant (G.A.) for verification and to note down your progress.



## 4.0 CLOSING NOTES FOR LAB 1

Congratulations on successfully completing your possibly first introductory FPGA design flow ^\_^

The steps provided throughout section **3.0** should have been relatively straightforward for you to complete. They included:

- 3.1 Creating a New Verilog Project in Vivado**
- 3.2 Using Vivado Text Editor to Write Verilog HDL Code**
- 3.3 Testbench and Behavioural Simulation**
- 3.4 Synthesis**
- 3.5 Design Constraints**
- 3.6 Implementation and Bitstream Generation**
- 3.7 Using the Basys 3 Development Board and Program Upload**

Subsequent labs will not be detailed with hints throughout, and shall focus more on the programming aspect and your thinking abilities. Hence, before the upcoming labs, and project, you need to be at ease with all these steps, without referring to this lab 1 manual excessively.

### FINAL UNDERSTANDING | TASK FOR LAB 1

Your lab assistant will provide you a task at the end of the lab, and which you can optionally attempt. It will allow you to self-check whether you have understood all the stated steps. There is no need to show this part to your assigned Graduate Assistant (G.A.). It is your responsibility to ensure that you are confident with the steps described in section **3.0** as much as possible, before the upcoming labs.

# NATIONAL UNIVERSITY OF SINGAPORE

## Department of Electrical and Computer Engineering



## EE2020: DIGITAL FUNDAMENTALS - LAB 2

### Combinational Circuits in Verilog

AY 2016/2017, Semester 2

Teaching Assistants

Christopher M. Shin (Monday EE2020 Session)

Gao Jieyi (Wednesday EE2020 Session)

### OVERVIEW

A combinational circuit is one where the outputs depend only on the current inputs. In this lab, we will be designing some combinational circuits that are able to perform addition and subtraction.

**The pre-requisite for this lab requires one to be able to:**

- Create a Verilog project and design source in Vivado.
- Create a testbench to simulate the design source.
- Generate the RTL schematic and the synthesised circuit schematic of design source.
- Map and implement a design on the Basys 3 development board.

As multiple designs will be used in this lab, use the “*Set as Top*” option to select the current design and testbench being worked with. The design source that is “*Set as Top*” will be the one selected when performing the different stages of the design.

[ Brief notes on how to “*Set as Top*”... ]

**This lab will cover the following:**

- Designing a one-bit full adder circuit using the dataflow modelling method.
- Designing a two-bit parallel adder circuit using the structural modelling method.


**Tasks for this lab include:**

- Designing the Verilog code of a one-bit full adder.
- Designing, simulating and implementing a four-bit parallel adder on the FPGA.
- Designing and simulating a four-bit subtractor.

*To be well prepared for this lab 2, please be confident with lab 1, such as by doing the **FINAL UNDERSTANDING | TASK FOR LAB 1** from scratch (Do not modify existing Verilog modules) without any help and with minimal reference to the lab 1 manual.*

## 1.0 ONE-BIT FULL ADDER

Consider the binary addition shown in *Figure 2.1*. To design a circuit that would perform the addition of two one-bit values, the circuit would need to have three input bits and two output bits.



*Figure 2.1: Binary Addition and functional block diagram of the one-bit full adder*

Such a circuit is called a one-bit full adder. It adds two bits (**A**, **B**) and the carry (**C<sub>in</sub>**) from a previous stage of addition, and produces a sum (**S**) and a carry (**C<sub>out</sub>**), as illustrated through a truth table in *Figure 2.2*. By simplifying the truth table, the Boolean expressions for **S** and **C<sub>out</sub>** can be obtained.

A	B	C <sub>in</sub>	S	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = A \oplus B \oplus C_{in}$$

$$C_{out} = AB + C_{in} (A \oplus B)$$


*Figure 2.2: Truth table and boolean expressions of the one-bit full adder*

### UNDERSTANDING | TASK 1


Using the dataflow method, complete the Verilog code for the one-bit full adder. Verify that the RTL schematic is as shown.

#### Verilog skeleton code for the one-bit-full adder

```
module my_full_adder(input A, B, CIN, output S, COUT);
    assign S =
    assign COUT =
endmodule
```




#### RTL schematic for the one-bit full adder



Note: A half adder, in contrast to a full adder, does not involve a carry input. Thus, for a half adder,  $S = A \oplus B$ , and  $C_{out} = AB$

## 2.0 TWO-BIT FULL ADDER

By cascading one-bit full adder blocks, the one-bit adder can be reused and parallel adders that add multiple bits can be created through the structural modelling method. A two-bit ripple-carry adder is illustrated in *Figure 2.3*.



*Figure 2.3: Functional block diagram of the two-bit ripple-carry adder*


With the code for a one-bit full adder available from section 1.0, a new module is created and two full adder blocks (fa0, fa1) are instantiated. By specifying the inputs and outputs to these blocks, the connection C1 between them is made. Note that the order of signals during instantiation should respect the order in which they were declared in the one-bit full adder module `my_full_adder`.

This approach to hardware description is called structural modelling, whereby a more abstract module (for example, `my_2_bit_adder`) is built from simpler components describing gate-level hardware (such as `my_full_adder`).

<b>Verilog code for two-bit ripple-carry adder, using structural modelling</b>	<b>★ Two-bit port declaration for A, B, S</b>
<pre>module my_2_bit_adder(input [1:0] A, input [1:0] B, input C0,                       output [1:0] S, output C2);      wire C1;      my_full_adder fa0 (A[0], B[0], C0, S[0], C1);     my_full_adder fa1 (A[1], B[1], C1, S[1], C2);  endmodule</pre>	<p>Instead of having multiple input and output ports (A1, A0, B1, B0, S1, S0), multi-bit vector ports are defined.</p> <p><code>input [5:0] apple</code> means: Input port named <code>apple</code>, with size of 6 bits. <code>apple[5]</code> refers to the MSB, <code>apple[0]</code> refers to the LSB.</p>
<b>RTL schematic for the two-bit ripple-carry adder</b>	

### 3.0 FOUR-BIT FULL ADDER

The functional block diagram of a four-bit ripple-carry adder is shown in [Figure 2.4](#).



[Figure 2.4: Functional block diagram of a four-bit ripple-carry adder](#)

#### UNDERSTANDING | TASK 2

Start by adding a new design source for the four-bit full adder.

1. By using the structural modelling method, design a four-bit ripple-carry adder.
2. Generate the RTL schematic and check that connections between the blocks are correct.
3. Simulate your code with the following three sets of input values, and check that the simulation outputs are correct:


$$\begin{array}{r} \text{A: } 0 \ 0 \ 1 \ 1 \\ \text{B: } + \ 0 \ 0 \ 1 \ 1 \\ \hline \square \ \square \ \square \ \square \end{array}$$

$$\begin{array}{r} \text{A: } 1 \ 0 \ 1 \ 1 \\ \text{B: } + \ 0 \ 1 \ 1 \ 1 \\ \hline \square \ \square \ \square \ \square \end{array}$$

$$\begin{array}{r} \text{A: } 1 \ 1 \ 1 \ 1 \\ \text{B: } + \ 1 \ 1 \ 1 \ 1 \\ \hline \square \ \square \ \square \ \square \end{array}$$

#### ► Brief guidelines for multi-bit vector ports in the testbench

- The port size should be indicated when declaring the signals. Inputs to the *dut* are declared using **reg**, whereas outputs from the *dut* are declared using **wire**:  
**reg [3:0] A;** **wire [3:0] S;**
- The parameters for the *dut* do not need the port size of the signals:  
**my\_4\_bit\_adder dut (A, B, CARRY\_IN, S, CARRY\_OUT);**
- The testbench stimuli for multi-bit vector ports can be written as:  
**A = 4'b0011; B = 4'b0011; CARRY\_IN = 1'b0;**



4. Synthesise and implement your code on the FPGA, using appropriate switches and LEDs on the Basys 3 development board to represent the inputs and outputs. Consider using the Xilinx's design constraint file template (**Basys3\_Master.xdc**) for ease of implementation.

After you have confirmed your design and results to be **correct**, show to your assigned Graduate Assistant (G.A.) **in one go**, the following items related to the four-bit full adder:

- The RTL schematic of your design (item 2 of this task)
- The simulation waveform results of the three testbench stimuli (item 3 of this task)
- The four-bit ripple-carry adder on the Basys 3 development board (item 4 of this task)

#### UNDERSTANDING | TASK 3

Instead of using four one-bit adder blocks, can you think of an alternative way (still using structural modelling) in creating the four-bit ripple-carry adder? Consider doing the same things as indicated in [UNDERSTANDING | TASK 2](#) by using such alternative way. This task should not be shown to the G.A. and is meant only to improve your Vivado skills and Verilog understanding.

## 4.0 CLOSING NOTES FOR LAB 2 – THE SUBTRACTOR

### FINAL UNDERSTANDING | TASK FOR LAB 2

The final task of this lab is to create a four-bit subtractor, by making use of the four-bit parallel adder that had been created in [UNDERSTANDING | TASK 2](#)


Since  $A - B = A + (-B)$ , by adding  $A$  to  $-B$ , the answer to  $A - B$  can be obtained.

1's or 2's complement can be used to find  $-B$  from  $B$ .


Explain in a 1 sheet (2 pages) report on how one can design a complete four-bit subtractor circuit. Write the Verilog code to implement the circuit in [EITHER](#) 1's [OR](#) 2's complement. Do not do both.

**Examples on the expected output S, for some input values of A and B**

**Two's Complement**



**One's Complement**



A	B	S
0101 (+5)	0001 (+1)	0100 (+4)
0101 (+5)	1111 (-1)	0110 (+6)
1111 (-1)	0101 (+5)	1010 (-6)
1111 (-1)	1011 (-5)	0100 (+4)

A	B	S
0101 (+5)	0001 (+1)	0100 (+4)
0101 (+5)	1110 (-1)	0110 (+6)
1110 (-1)	0101 (+5)	1001 (-6)
1110 (-1)	1010 (-5)	0100 (+4)

#### Further instructions:

- The addition and subtraction operators (+, -) are **not allowed** within the code
- As much as possible, make your code efficient and reduce redundancies.
- Improve the subtractor's ease-of-use by considering the user's point of view.

**Include the following in the report:**

- Name, official EE2020 lab session day, and matriculation number.
- Title: **EITHER** “1’s Complement Subtractor” **OR** “2’s Complement Subtractor”.
- Verilog codes for all the sub-modules used in the subtractor.
- Simulation waveform results with at least the 4 test cases (Choose the set of test cases that corresponds to the complement method that you have used) mentioned in “**Examples on the expected output S, for some input values of A and B**”. Ensure that they are all readable in the screenshot.
- Note that the simulation testbench code is not required in the report. Just the simulation waveform results are required.
- You may include any other information and screenshots that you deem necessary for the subtractor.
- G.A.s and T.A.s will not provide additional information on what can be included.
- You are not required to show the FPGA implementation for the subtractor on the Basys 3 development board.

**Submission instructions:**

- Maximum of two A4 pages (1 sheet).
- Font size can vary between 6 to 20, depending on how much information you wish to fit in.
- Report should be as a softcopy. Hardcopies are not accepted.
- Report in PDF format, with good quality screenshots (readable simulation waveforms, no camera images).
- Naming of the report to follow this template as close as possible:

**Lab2\_Official EE2020 lab session day\_Name as indicated on your matriculation card\_Matriculation number\_Report**

Examples:

Lab2\_Wednesday\_John Doe Jr.\_A0102020X\_Report

Lab2\_Monday\_Maurice Agaune\_A0131086Y\_Report

- Upload to IVLE, in the folder corresponding to your official EE2020 lab session day.
- The IVLE upload must be completed within 7 days of your official EE2020 lab session day. If you have attended other lab session days on a temporary basis, your EE2020 official lab session day is the one considered for the upload deadline.

**Feedbacks: (Note that feedbacks, whether positive or negative, DO NOT have any effects on your grades 😊)**

We are continually trying to enhance your learning experience. Please include the following in your report:

- What did you like most about the lab sessions and assignments, and why?
- What did you like least about them, and why?
- Were there any sections of the lab manuals that were unclear? If so, what was unclear? Please provide suggestions to improve the clarity.
- What suggestions do you have to improve the overall lab sessions and assignments?