# Compte rendu de TP3 – Full subtractor


## 1.1 Objectif de ce TP

Le but de ce TP est de nous familiariser avec les logiciels LT-Spice et VIVADO, et de faire un exercice similaire à Full additionneur précédent avec sa simulation sous LT-Spice et ensuite sur VI-VADO.

### 1.1.1 Exercice part 1 (logiciels LT-Spice)

Construire un full-subtractor 4bits

- Construire la table de vérité
- Réaliser le schéma électronique
- Réaliser l'analyse de chemin critique
- Simuler le circuit sous LT-spice, prouver son fonctionnement




#### Compte rendu Eve CHAR 28/04/2023

INPUT			OUTPUT	
A	В	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1


0 - 0 =0

0 - 1 = 1 avec retenue 1


1-1-1=-2=10=> D=0 et retenue1




### → l'analyse de chemin critique




D=S= (A XOR B) XOR Cin Cout= Bout= Cin I [not (A XOR B)]+B.not A





Latence1<sup>er</sup> **LSB** (bit0A-bit0B)

- = 20ps pour la retenue (Cout ou Bin)
- = 10ps pour la sortie D ou S



Latence pour chaque passage d'un block full soustracteur on a :


Latence (bit1A-bit1B)=Cout = 20ps +10ps & S=20ps+5ps

#### Compte rendu Eve CHAR 28/04/2023

Latence (bit2A-bit2B)=Cout = 30ps +10ps & S=30ps+5ps Latence (bit3A-bit3B)=Cout = 40ps + 10ps & S=40ps+5ps $A_0 - A_3 = 1st 4$ -bit number **MSB** LSB  $B_0 - B_3 = 2nd 4$ -bit number A<sub>3</sub> B<sub>3</sub>  $B_2$ A<sub>0</sub> B<sub>0</sub> +10 ps +10 ps +10 ps 30 ps C<sub>1</sub> 50 ps 40 ps A 20 ps A Cour Full Full Full Full Cout Adder Cout Adder Cout Adder Cin Adder SUM SUM 10 ps +5 ps +5 ps +5 ps 45 ps 25 ps 35 ps S<sub>3</sub> So Full Subhactor 53 D= 5 = A DB DGn A-B= C453525,50 = 00110

#### 1.1.2 **Exercice part 2** (logiciels Vivado)

l'architecture RTL d'un full subtractor est la suivante :



INPUT			OUTPUT	
Α	В	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1
				4

#### Le code subtractor:

```
3
     -- Déclaration des paquetages utiles pour le module
    library ieee;
    use ieee.std_logic_1164.all;
5 -- use ieee.std_logic_arith.all;
    --use ieee.std_logic_unsigned.all;
8 -- Description externe
9 - entity subtractor is
10
       Port ( A : in STD LOGIC;
               B : in STD LOGIC;
11
12
               Cin : in STD LOGIC;
13
               S : out STD LOGIC;
               Cout : out STD_LOGIC);
15 end subtractor;
16
17 🖨 architecture Behavioral of subtractor is
18 !
    begin
        S <= A XOR B XOR Cin ;
19
20
        Cout <=((not A) and B) or (Cin AND (not(A XOR B)));
22 end Behavioral;
```

#### Le code test bench - subtractor :

```
library ieee;
use ieee.std_logic_l164.all;
  entity testbench_full_subtractor is 
end testbench_full_subtractor;
 7 o architecture behavior of testbench_full_subtractor is
             -- component declaration for the unit under test (uut)
11 - component full_subtractor
                  port(
A : in std_logic;
B : in std_logic;
Cin : in std_logic;
                             : out std_logic;
                       Cout: out std logic
            end component;
            --Inputs
signal A : std_logic := '0';
signal B : std_logic := '0';
signal Cin : std_logic := '0';
             --Outputs
signal S : std_logic:= '0';
signal Cout : std_logic:= '0';
                 Instantiate the Unit Under Test (UUT)
            uut: full subtractor
```

#### $S \leq A XOR B XOR Cin$ ;

 $Cout \le ((not A)and B) or (Cin$ AND (not(A XOR B)));

```
11 🖯
         component full_subtractor
12
             port (
                    : in std_logic;
                 B : in std_logic;
15
                 Cin : in std_logic;
16
                 S : out std_logic;
17
                 Cout: out std_logic
18
             );
19 🖨
         end component;
20 5
21
         --Inputs
         signal A : std_logic := '0';
signal B : std_logic := '0';
24
         signal Cin : std_logic := '0';
25
26
         --Outputs
         signal S : std_logic:= '0';
27
         signal Cout : std_logic:= '0';
28
29
30 :
31
          -- Instantiate the Unit Under Test (UUT)
33 🖨 uut: full_subtractor
            port map (
35
                A => A,
36
                 B => B,
37
                 Cin => Cin.
38
                 S => S.
39
                 Cout => Cout
40 🖨
             );
41 🖯
         process
42 | 43 |
         begin
          -- hold reset state for 100 ns.
         wait for 100 ns;
```

#### - ajouter des tests automatiques :

#### assert S='x' and Cout= 'Y' report "erreur calcul :expected S='X' and Cout='Y'" severity failure;

INPUT			OUTPUT	
A	В	Bin	D	Bout
0	0	0	0	0
0	0	1	1	. 1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

assert S='1' and Cout= '0' report "erreur calcul: expected S='1' and Cout='0'" severity failure;

assert S='1' and Cout= '0' report "erreur calcul: expected S='1' and Cout='0'" severity failure;

assert S='0' and Cout='1' report "erreur calcul: expected S='0' and Cout='1'" severity failure;

assert S='1' and Cout='0' report "erreur calcul: expected S='1' and Cout='0'" severity failure;


assert S='0' and Cout= '1' report "erreur calcul: expected S='0' and Cout='1" severity failure;

assert S='0' and Cout='1' report "erreur calcul: expected S='0' and Cout='1" severity failure;

assert S='1' and Cout='1' report "erreur calcul: expected S='1' and Cout='1'" severity failure;

#### Compte rendu Eve CHAR 28/04/2023

• La simulation schématique associée / Behavioral Simulation :



Le schématique associé et La table de vérité associée

