GNU make

How to use GNU make

D.S. Hwang

Department of Software Science Dankook University

Outline

- Direct Compilation
- Q GNU make tool
- Make Rules and Targets
- 4 How to use make tool
 - Make Example 1
 - Make Example 2
 - Make Example 3
 - Make Example 4
 - Make Example 5
- 6 How to execute make tool
- 6 References

Direct Compilation

C codes:

- multiply_array.c has function main() and multiplyTwoArrays().
- common.c defines the dynamic memory allocation functions.
- common.h describes the headers of functions in common.c.
 Those functions will be used in multiply_array.c.

Compilation process:

```
Ex0% gcc -c common.c -I.

Ex0% gcc -c multiply_array.c -I.

Ex0% gcc -o gobhagi common.o multiply_array.o

Ex0% ./ gobhagi
```

 The option -I. is included so that gcc will look in the current directory for the include file common.h.

GNU make

- GNU make provides a simple way to organize code compilation.
- GNU make is a tool which controls the generation of executables and other non-source files.
- Check for more details in http://www.gnu.org/software/make/

Make Rules and Targets

- A rule tells make how to execute a series of commands in order to build a target file from source files.
- A list of dependencies of the target file includes all files which are used as inputs to the commands in the rule.

```
target: dependencies ...
commands
...
```

Direct compilation approach causes two troubles.

- P1 If you lose the compile command or switch computers you have to retype it from scratch.
- P2 If you are only making changes to one .c file, recompiling all of them every time is very time-consuming and inefficient.

The use of Makefile or makefile provides an efficient way to avoid these downfalls.

```
% cat Makefile
gobhagi: multiply_array.o common.o

gcc —o gobhagi multiply_array.o common.o

multiply_array.o: multiply_array.c common.h
gcc —c multiply_array.c —I.

common.o: common.c common.h
gcc —c common.c —I.

% make
```

◆□▶ ◆圖▶ ◆臺▶ ◆臺▶

```
1 % cat Makefile
gobhagi: multiply_array.o common.o

gcc —o gobhagi multiply_array.o common.o

multiply_array.o: multiply_array.c common.h
gcc —c multiply_array.c —I.

common.o: common.c common.h
gcc —c common.c —I.

make
```

- The rule gobhagi needs to be executed if any of dependent files change.
- P1 is solved but the system is still not being efficient in terms of compiling only the latest changes.

```
% cat Makefile
   CC = qcc
   CFLAG = -1.
5
6
7
   gobhagi: multiply array.o common.o
           $(CC) -o gobhagi multiply array.o common.o
8
9
   multiply array.o: multiply array.c common.h
           $(CC) -c multiply array.c $(CFLAG)
10
11
   common.o: common.c common.h
12
           $(CC) -c common.c $(CFLAG)
13
14
   clean:
15
           rm -f *.o gobhagi
16
   % make
```

- There are special constants that communicate to make how we want to compile sources and generate the executables.
- The macro CC is the C compiler to use, and CFLAG is the list of flags to pass to the compilation command.

The problem of example 2 is

- If you were to make a change to common.h, make would not recompile the .c files.
- Need to tell make that all .c files depend on certain .h files.

Some built-in macros are used for brevity.

Macros	Meaning
\$@	The name of the current target
\$?	The list of dependencies that have changed
	recently than the current target
\$<	The name of the current dependency
\$^	A space-separated list of all dependencies
	without duplications

9/18

D.S. Hwang (DKU) GNU make

```
% cat Makefile
2 3 4 5 6 7 8 9
   CC = gcc
   CFLAG = -1.
   gobhagi: multiply array.o common.o
           $(CC) -o $@ $?
   multiply array.o: multiply array.c common.h
            $(CC) -c $? $(CFLAG)
10
11
   common.o: common.c common.h
12
            $(CC) -c $? $(CFLAG)
13
14
   clean:
15
            rm -f *.o gobhagi
16
  % make
```

- The macro DEPS, which is the set of .h files on which the .c files depend.
- In order to generate the .o file, make needs to compile the .c file using the compiler defined in the CC macro.
- The -c flag says to generate the object file.
- The special macros \$@ and \$< are the left and right sides of the :.</p>

Make the overall compilation rule more general by using macros.

- All of the include files are listed as part of the macro DEPS.
- All of the object files are listed as part of the macro OBJ.

```
% cat Makefile
  CC = gcc
  CFLAG = -1.
  DEPS = common.h
   OBJ = multiply_array.o common.o
   EXE = gobhagi
6
7
8
9
   %.o: %.c $(DEPS)
           $(CC) -c -o $@ $< $(CFLAG)
11
   $(EXE): $(OBJ)
12
           $(CC) -o $@ $^
13
14
   clean:
15
           rm - f *.o $(EXE)
```

When we want to manage all related files in different directories:

- .h files in an include directory
- source codes in a src directory
- object files in a obj directory
- executable file in a proj directory

```
IDIR= include
   SDIR= src
   ODIR= obi
   CC= gcc
   CFLAG= -I$ (IDIR)
   LIB= -Im
   DEPS= common.h
10
   DEPS = \$(patsubst \%,\$(IDIR)/\%,\$(\_DEPS))
11
12
   OBJ = multiply array.o common.o
13
   OBJ = \$(patsubst \%,\$(ODIR)/\%,\$(OBJ))
14
15
   EXE = gobhagi
16
17
   $(ODIR)/%.o: $(SDIR)/%.c $(DEPS)
18
            @echo $(DEPS)
19
            @echo $(OBJ)
20
            @echo $@
21
            $(CC) -c -o $@ $< $(CFLAG)
22
23
   $(EXE): $(OBJ)
24
            $(CC) -o $@ $^ $(CFLAG) $(LIB)
25
26
   clean:
27
            rm - f (EXE) (ODIR)/*.o
```

How to execute make tool

• (default file name) makefile or Makefile

```
1 % make 2 % make clean
```

• (user defined file name) any file name(ex: run)

```
1 % make — f run
2 % make — f run clean
```

References

- http://www.gnu.org/software/make/
- A Simple Makefile Tutorial, http://www.cs.colby.edu/maxwell/courses/tutorials/maketutor/
- Brian W. Kernighan and Dennis M. Ritchie, C Programming Language(2nd Edition), Prentice Hall, 1988
- Robert Mecklenburg, Managing Projects with GNU Make, O'Reilly Media, 2004
- Andy Oram and Mike Loukides, Programming with GNU Software, O'Reilly Media, 1996