Digital IC Design

CHENCHETY ABHISHEK

EE20BTECH11012

Assignment-1

Question-1

• Implement f= x0h0 + x1h1 + x2h2 +x3h3 + x4h4 + x5h5 + x6h6 + x7h7 + x8h8 + x9h9 in **one clock cycle**.

Verilog code

```
/* Making output = Required function at posedge of clk */
// Declaring module with the required in and out parameters
module
Q1(out,clk,x_0,x_1,x_2,x_3,x_4,x_5,x_6,x_7,x_8,x_9,h_0,h_1,h_2,h_3,h_4,h_5,h_6,h_7
,h_8,h_9);
// expected 11 bit output
output reg [10:0]out;
// Given input of 4 bit
input
[3:0] \times [0,x_1,x_2,x_3,x_4,x_5,x_6,x_7,x_8,x_9,h_0,h_1,h_2,h_3,h_4,h_5,h_6,h_7,h_8,h_7]
_9;
// Declaring clk as input
input clk;
    // when the posedge of clk occurs implement the function
    always @(posedge clk)
        begin
        out <= x_0*h_0 + x_1*h_1 + x_2*h_2 + x_3*h_3 + x_4*h_4 + x_5*h_5 + x_6*h_6
+ x_7*h_7 + x_8*h_8 + x_9*h_9;
endmodule
```


Testbench code

```
`timescale 1ns/1ns
`include "Q1.v"


module Q1_tb;
```

```
// Declaring Port parameters for testbench
reg
[3:0]x_0,x_1,x_2,x_3,x_4,x_5,x_6,x_7,x_8,x_9,h_0,h_1,h_2,h_3,h_4,h_5,h_6,h_7,h_8,h
reg clk=1'b0;
wire [10:0]Output;
// Clock pulse generation
always #1 clk = ~clk;
// Module instantiation
uut(Output,clk,x_0,x_1,x_2,x_3,x_4,x_5,x_6,x_7,x_8,x_9,h_0,h_1,h_2,h_3,h_4,h_5,h_6
 ,h_7,h_8,h_9);
// Declaring variables for testbench
integer testcases,expected out;
// Monitoring the input values & Output
initial begin
                  monitor(time, x 0=%d x 1=%d x 2=%d x 3=%d x 4=%d x 5=%d x 6=%d x 7=%d x 8=%d x 6=%d x 6=%d x 7=%d x 8=%d x 6=%d 
x_9=%d h_0=%d h_1=%d h_2=%d h_3=%d h_4=%d h_5=%d h_6=%d h_7=%d h_8=%d h_9=%d
Output=%d
expected=%d",x_0,x_1,x_2,x_3,x_4,x_5,x_6,x_7,x_8,x_9,h_0,h_1,h_2,h_3,h_4,h_5,h_6,h
_7,h_8,h_9,Output,expected_out);
                 $dumpfile("Q1.vcd");
                 $dumpvars;
             #30 $finish;
end
// Running testcases
initial begin
                                   for (testcases=0; testcases<10; testcases++) begin</pre>
x\_0=\$random; x\_1=\$random; x\_2=\$random; x\_3=\$random; x\_4=\$random; x\_5=\$random; x\_6=\$random; x\_6
m;x_7=$random;x_8=$random;x_9=$random;h_0=$random;h_1=$random;h_2=$random;h_3=$ran
dom;h 4=$random;h 5=$random;h 6=$random;h 7=$random;h 8=$random;h 9=$random;
                                                     expected_out = x_0*h_0 + x_1*h_1 + x_2*h_2 + x_3*h_3 + x_4*h_4 +
x 5*h 5 + x 6*h 6 + x 7*h 7 + x 8*h 8 + x 9*h 9;
                                   end
 end
 endmodule
```

Output on GTKWave



Verification through synthesis



• 10 Multplier modules and 9 adder modules are used in this case i.e same as discussed in class.