20.2 A 28nm 74.34TFLOPS/W BF16 Heterogenous CIM-Based Accelerator Exploiting Denoising-Similarity for Diffusion Models

Ruiqi Guo¹, Lei Wang¹, Xiaofeng Chen¹, Hao Sun¹, Zhiheng Yue¹, Yubin Qin¹, Huiming Han¹, Yang Wang¹, Fengbin Tu², Shaojun Wei¹, Yang Hu¹, Shouyi Yin¹³

¹Tsinghua University, Beijing, China

²Hong Kong University of Science and Technology, Hong Kong, China

³Shanghai Al Lab, Shanghai, China

Diffusion models (DMs) have emerged as a powerful category of generative models with record-breaking performance in image synthesis [1]. A noisy image created from pure Gaussian random variables needs to be denoised by iterative DMs to ensure generative Ξ quality. For DMs, quantizing activations to integers (INT) degrades image quality due to t changes in activation distributions and the accumulation of quantization errors across titerations. A GPU (Nvidia A100) requires 2560ms and 250W to generate a 256×256 Simage through 50 iterations of a floating-point (FP) DM. Two adjacent denoised images bring similar visual effects, where the difference between pixels at the same position is Solution (ΔIN) are consistently clustered within a narrow range, indicating that most ΔIN the consistently clustered within a narrow range, indicating that most ΔIN that the consistent AIN have relatively large values, whose distributions vary across iterative DMs. To ensure generative quality, a complete Δ IN $\overline{\circ}$ tensor is divided into a dense INT tensor (INT- Δ IN) and a sparse FP tensor (FP- Δ IN). Compute-in-memory (CIM) has shown high throughput and energy efficiency on INT $\stackrel{...}{\otimes}$ multiply-and-accumulate (MAC), demonstrating its potential to process \triangle IN efficiently. However, prior CIM chips face three challenges in speeding up on-device image generation to seconds with low power consumption [2-7]. First, conventional CIM chips perform MACs with bit-serial inputs, leading to significant runtime. A recent CIM chip incorporates an additional adder-tree to handle one more input bit, albeit at the cost of 85.4% more power and 82.5% more area [3]. Second, CIM chips cannot process FP ata at high speed like INT data. They either requires repeated reads/writes to handle inigh-precision mantissas [4], or face lengthy alignment-cycle latencies [5]. Third, previous FP CIMs do not support identifying and utilizing stored sparse data, leading to redundant computations.

To solve these challenges, this paper presents a heterogenous CIM chip to process dense INT-ΔIN and sparse FP-ΔIN for accelerating DMs with three features: 1) A Sign-Magnitude radix-8 Booth (SMB) CIM macro is designed to store sign-magnitude (SM) weights and process the 4b octal groups of radix-8 Booth (Booth8) encoded INT-ΔIN. Compared to bit-serial CIM with two's complement (2C) data, SMB-CIM reduces cycle count and bitwise multiplication by 67% and reduces power consumption by 32%. 2) A four-operand exponent CIM (40p-ECIM) macro is designed to activate four bitcells in each column for two addition operations. The 40p-ECIM is assisted with mantissa processing engines (ManPEs) to efficiently process FP data without the need for exponent alignment and repeated mantissa access. 3) An in-memory redundancy-search-gelimination technique is proposed in the 40p-ECIM. The 40p-ECIM is designed to be reconfigurable as a binary content-addressable memory (CAM) for identifying the stored sparse FP-ΔIN. The generated sparse index is used to prevent redundant bitline precharging and sensing in 40p-ECIM.

Efigure 20.2.2 shows the overall architecture of the chip. It consists of an SMB-CIM core, two 40p-ECIM macros, 16 ManPEs, a sparsity-aware compute-allocator (SACA), a SIMD core, 200KB SRAM and a top controller. The SMB-CIM core processes INT-ΔIN, while 40p-ECIMs and ManPEs process FP-ΔIN. Similar to video inter-frame processing [8], the chip has to recover diffusion results based on the last diffusion results and convert back to the ΔIN of next layer. The SMB-CIM core includes six SMB-CIM macros and six data encoders. Each macro stores {1, weight mantissa} that pre-aligned by exponent, and receives Booth8 encoded INT-ΔIN. Each 40p-ECIM macro has two operate-modes. In compute mode, 40p-ECIM computes two products' exponents (E_p) by summing the exponent of input (E_{IN}) and weight (E_W), and simultaneously computes the E_p difference (ΔE_p). In search mode, 40p-ECIM is reconfigured as a CAM to search zero-valued E_{IN}. Che SACA compares the sparsity of E_{IN} in adjacent rows of 40p-ECIM. ManPEs perform mantissa multiplications of FP-ΔIN and weights, and shift products by ΔE_p for FP32 accumulation. The results are sent to the SIMD core for complex operations within DMs like non-linear activation and differential equation solution.

Figure 20.2.3 shows the SMB-CIM macro that includes 48 MAC arrays and 16 accumulators. Each MAC array comprises 64 input decoders, 64 weight banks (each bank has four rows and four columns), 64 shifters, 64 demultiplexers (Demuxs), two 64-input unsigned adder trees (one for positive and the other for negative additions only), and a 12b subtractor. By leveraging the data representations, the SMB-CIM handles more input bits with lower signal toggles in the dual unsigned adder trees (DUAT). The SMB-CIM stores SM weights. The generated products are accumulated in the DUAT based on their respective signs. Then, two unsigned results are combined by the subtractor. The

SM-based MAC operation significantly reduces the toggle activity since weights typically have normal distributions with high occurrence of small values. Furthermore, the DUAT provides opportunities to process Booth8 encoded inputs in a bit-parallel scheme. A Booth8 input is represented by a series 4b octal groups. The set of products of octal groups is $\{0, \pm W, \pm 2W, \pm 3W, \pm 4W\}$. Each product can be obtained by a subtraction between two left-shifted W. For example, -3W=(W<<0)-(W<<2). Thus, the SMB-CIM can perform the MAC of 4b octal groups in a cycle. Each decoder receives CIM inputs and weights' signs, decoding them as shift-amount signals for shifters and data-forwarding signals for Demuxs. A row of data in a SMB-CIM bank are appropriately shifted and forwarded into DUAT. Compared to conventional bit-serial CIMs with 2C data, the SMB-CIM achieves 2.8-to-3.3× speedup and 1.04-1.47× power savings under different data distributions.

Figure 20.2.4 details the 40p-ECIM that accelerates exponent processing. In ECIM, 4 bitcells in a column are activated to compute two E_P and their difference (ΔE_P), achieving the balanced latency with SMB-CIMs. 16 ManPEs are integrated to assist a 40p-ECIM macro without pipeline bubbles. Each 40p-ECIM macro includes 8×128 sub-arrays and 128 near-memory exponent aligners (NMEAs). A sub-array includes a column of 32 8Tcells. A column of the ECIM is connected to a read bitline (RBL) and a pair of bitlines (BL/BLB). A row of the ECIM is controlled by three separate word-lines (WLL, WLR, RWL). In each 40p-ECIM, the WLL/WLR of two rows and RWL of two rows are activated simultaneously. Three read ports (BL, BLB, RBL) are fully utilized to perform Boolean logic on four operands (A, B, C, D). BL represents the OR/NOR of A and B with SAO. BLB represents the AND/NAND of A and B with SA1. By setting two appropriate reference voltages, RBL represents the OR/NOR of C and D with SA2, and the AND/NAND of C and D with SA3. Every two operands act as one bit of E_{IN} and one bit of E_{W} , respectively. All Boolean results are sent to the NMEA to compute: 1) two E_P ; 2) the ΔE_P ; 3) the comparison with local maximum Ep. The NMEA consists of two 20T full-swing full-adders (FSFAs), a full-adder (FA), a comparator and registers. Due to four Boolean results already obtained for 1b E_{IN} and 1b E_{W} , E_{P} is computed bit-serially in the 20T-FSFA instead of a 28T-FSFA. Opposite sums of two 20T-FSFAs are used to compute ΔE_P bit-serially in a simple FA. The 40p-ECIM achieves 2.0-to-2.3× speedup and 24.5% energy saving compared to [6].

Figure 20.2.5 shows the in-memory redundancy-search-elimination technique. The FP- Δ IN with zero-valued E_{IN} (sparse E_{IN}) is approximated to zero, incurring a zero product. Thus, the computation involving sparse $E_{\rm IN}$ is redundant. 40p-ECIM can find this redundancy by working in search mode, using only WLR and RWL. To search sparse E_{IN}, the activated WLR and RWL are set to 0 and 1, respectively. Taking 2b E_{IN} as an example, the WLR0/WLR1=0/0, and conversely, the RWL0/RWL1=1/1. The RBL and BLB stay at the precharged value with a sparse E_{IN} . Conversely, the RBL/BL discharges, and the AND of SAs is 0, thus indicating a sparse E_{IN} . The ECIM compares 128 E_{IN} with zero in a cycle, achieving 8× speedup and 4.64× energy reduction. The generated sparse index is stored to optimize the ECIM working in compute mode. When a sparse E_{IN} is computed through BL/BLB, the connected SAO and SA1 are powered off by the 1b sparsity index. When a sparse E_{IN} is computed through RBL, the precharge of RBL is bypassed, and the two connected SAs are powered off. Therefore, mapping computations involving more zero-valued E_{IN} onto RBL saves more power consumption. The SACA compares the E_{IN} sparsity in two adjacent rows of 40p-ECIM, allocating the sparser row of E_{IN} to be computed through RBL. By eliminating redundant bit-line precharging and SA sensing, 40p-ECIM achieves 1.56× power reduction.


Figure 20.2.6 shows the measurement results of the fabricated 28nm CIM processor. The chip works at 50-540MHz with 0.6-to-1.0V supply. Experiments are conducted on 50 iterative DMs. By leveraging the denoising similarity, the original full FP computations are handled by dense INT-AIN and sparse FP-AIN, which reduces 3.12× energy consumption and 1.82× execution time. In addition, the chip obtains 3.23× speedup on the entire DM since the SMB-CIM and 40p-ECIM achieves 3.3× and 2.1× speedup for INT-AIN and FP-AIN, respectively. Moreover, the chip achieves 4.0× energy savings as a consequence of reducing signal toggles by the SMB-CIM and utilizing sparsity by the 40p-ECIM. The peak system energy efficiency is 67.89TFLOPS/W for FP16 and 74.34TFLOPS/W for BF16 at 0.65V, 120MHz, which is 4.02× and 2.55× higher than state-of-the-art FP CIM chips [5, 7]. Figure 20.2.7 shows the summary and die photo.

Acknowledgement:


This work was supported in part by NSFC Grant 62125403, NSFC Grant 92164301, NSFC Grant U19B2041, Beijing Municipal Science and Technology Project Grant Z221100007722023, Special funding for industrial infrastructure reengineering and high-quality development of manufacturing industry 2022 (CEIEC-2022-ZM02-0245), the BNRist, and the Beijing Advanced Innovation Center for Integrated Circuits. The corresponding author of this paper is Shouyi Yin (yinsy@tsinghua.edu.cn).

References:

[1] J. Ho et al., "Denoising Diffusion Probabilistic Models," *NeurIPS*, 2020. [2] X. Si et al., "A 28nm 64-kb 31.6-TFLOPS/W Digital-Domain Floating-Point-Computing-Unit and Double-Bit 6T-SRAM Computing-in-Memory Macro for Floating-Point CNNs," *ISSCC*, pp. 128-129, 2023.



iterative diffusion models.






Figure 20.2.3: A Sign-Magnitude radix-8 Booth (SMB) CIM macro that performs lowtoggle-activity MAC operations with 4b input data.





Figure 20.2.5: An in-memory redundancy-search-elimination technique that optimizes the processing of sparse FP-∆IN.

Figure 20.2.1: Challenges of designing a CIM processor to leverage the similarity of Figure 20.2.2: The overall architecture of the proposed CIM processor for diffusion acceleration.








Figure 20.2.4: A four-operand exponent CIM (40p-ECIM) macro with an auxiliary mantissa processing engine (ManPE) to speed up FP computation.



Comparison with State-of-the-art FP CIM Processor/Macro					
	ISSCC 23 [5]	ISSCC 22 [7]	VLSI 21 [6]	ISSCC 23 [1]	This work
Technology (nm)	28	28	28	28	28
Task	DNN Training	Cloud DNN Inference	DNN Training	DNN Inference	Diffusion Model
Data Precision	INT4/8, FP16/BF16	INT8/16, BF16, FP32	BF16	BF16	INT10/16, FP16/BF16
Chip Area (mm²)	4.54	6.69	5.8	0.146 (Macro)	3.67
Supply Voltage (V)	0.469 - 0.9	0.6 - 1.0	0.76 - 1.1	0.6 - 0.9	0.6 – 1.0
Frequency (MHz)	10 – 400	50 – 220	~250	81 – 182	50 – 540
CIM Size	16kb	96kb	1280kb	64kb	288kb SMB-CIM + 64kb 4Op-ECIM
CIM Function	FP-MAC	FP-MAC	Element-wise FP-Multiply/Add	FP-MAC	SMB-CIM: INT-MAC; ECIM: Element-wise FP-Add
CIM Area	0.269	No Reported	No Reported	0.146	SMB-CIM: 0.225; ECIM: 0.02625
CIM Macro Energy Efficiency (TFLOPS/W)	17.2 – 91.3 (FP16) (Block-wise Sparsity)	23.2 (BF16) 3.0 (FP32)	13.7 (BF16)	14.04 – 31.6 (50% Input Sparsity)	SMB-CIM: 80.3 (FP16) @0.65V, 120MHz
System Power (mW)	0.87 - 74.9	12.5 - 69.4	1.2 – 156.1	No Reported	8.268 – 171.0
System Peak Performance (TFLOPS)	No Reported for FP precision	1.08 (BF16) 0.14 (FP32)	0.119 (BF16)	N/A	6.636 (BF16) @1.0V, 540MHz 4.424 (FP16) @1.0V, 540MHz
System Peak Energy Efficiency (TFLOPS/W)	16.9 (FP16)	29.2 (BF16) 3.7 (FP32)	1.43 (BF16)	N/A	74.34 (BF16) @0.65V, 120MHz 67.89 (FP16) @0.65V, 120MHz
Chip Area Efficiency (TFLOPS/mm²)	No Reported	0.160 (BF16) 0.021 (FP32)	0.021 (BF16)	2.05 (BF16) (Only macro)	1.808 (BF16) @1.0V, 540MHz 1.205 (FP16) @1.0V, 540MHz

Figure 20.2.6: Measurement results and performance comparison table.

ISSCC 2024 PAPER CONTINUATIONS



Measured at the highest performance point, 1.0V, 540MHz. 2: Measured at the highest energy efficiency, 0.65V, 120MHz.
Only Include the core module of the diffusion mode, e.g., U-Net model. The computations of auto-encoder and decoder are excluded.

Figure 20.2.7: Chip micrograph and performance summary.

Additional References:

- [3] C. Lee et al., "A 12nm 121-TOPS/W 41.6-TOPS/mm2 All Digital Full Precision SRAM-based Compute-in-Memory with Configurable Bit-width For Al Edge Applications," *IEEE Symp. VLSI Circuits*, pp. 24-25, 2022.
- [4] J. Wang et al., "A Compute SRAM with Bit-Serial Integer/Floating-Point Operations for Programmable In-Memory Vector Acceleration," *ISSCC*, pp. 224-225, 2019.
- [5] J. Yue et al., "A 28nm 16.9-300TOPS/W Computing-in-Memory Processor Supporting Floating-Point NN Inference/Training with Intensive-CIM Sparse-Digital Architecture," *ISSCC*, pp. 252-253, 2023.
- [6] J. Lee et al., "A 13.7 TFLOPS/W Floating-point DNN Processor using Heterogeneous Computing Architecture with Exponent-Computing-in-Memory," *IEEE Symp. VLSI Circuits*, 2021.
- [7] F. Tu et al., "A 28nm 29.2TFLOPS/W BF16 and 36.5TOPS/W INT8 Reconfigurable Digital CIM Processor with Unified FP/INT Pipeline and Bitwise In-Memory Booth Multiplication for Cloud Deep Learning Acceleration," *ISSCC*, pp. 254-255, 2022.
- [8] Z. Yuan et al., "A 65nm 24.7µJ/Frame 12.3mW Activation-Similarity-Aware Convolutional Neural Network Video Processor Using Hybrid Precision, Inter-Frame Data Reuse and Mixed-Bit-Width Difference-Frame Data Codec," *ISSCC*, pp. 232-233, 2020.