


SEQUENTIAL CIRCUITS I

NCTU-EE IC LAB SPRING-2020



Lecturer: Shin-Chi He

Outline

- ✓ **Section 1 Sequential Circuits**
- ✓ **Section 2 Finite State Machine**
- ✓ **Section 3 Timing**
- ✓ **Section 4 Synthesis and Design Compiler**



Outline

✓ Section 1 Sequential Circuits

✓ Introduction

✓ Syntax

✓ Reset


✓ Coding Style

✓ Generate & For loop




Motivation

- ✓ **Progress so far : Combinational circuit**
 - Output is only a function of the **current** input values



Motivation

- ✓ What if you were given the following design specification:



- ✓ What makes this circuit so different from we've discussed before?

“State”




What is Sequential Circuit ?

✓ Sequential circuit

- Output depends not only on the current input values, but also on **preceding** input values
- It remembers sort of the past history of the system


✓ How?

- Registers(Flip-Flops)




Latch Operation

✓ Latch: level sensitive




CLK	D	Q	Q'	
0	--	0	0	} Q stable
0	--	1	1	
1	0	--	0	} Q follows D
1	1	--	1	

CLK=1 : Q follows D
CLK=0 : Q holds




Flip-Flop Operation

✓ D flip-flop: edge triggered




✓ Positive latch v.s. positive D flip-flop



Flip-Flop Data Type

✓ Flip-flop: data storage element with 4 states (0,1, X, Z)

- **0**: logic low
- **1**: logic high
- **X**: unknown, may be a 0,1, Z, or in transition
- **Z**: high impedance, floating state



✓ Operations on the 4 states

- Example: AND, OR, NOT gate

AND	0	1	X	Z
0	0	0	0	0
1	0	1	X	X
X	0	X	X	X
Z	0	X	X	X


OR	0	1	X	Z
0	0	1	X	X
1	1	1	1	1
X	X	1	X	X
Z	X	1	X	X

NOT	output
0	1
1	0
X	X
Z	X



Concept of Sequential Circuit

- ✓ Most computations are done by combinational circuit
 - ✓ Sequential elements are used for storage
- top design



Outline

✓ Section 1 Sequential Circuits

✓ Introduction

✓ Syntax

✓ Reset

✓ Coding Style

✓ Generate & For loop



Blocking & Non-blocking

- Blocking assignment & Non-blocking assignment

Blocking


```
always @( a or b or c)
begin
    x = a & b;
    y = x | c;
end
```

Blocking behavior	a	b	c	x	y
initial condition	1	1	0	1	1
a changes 1 -> 0	0	1	0	1	1
x = a & b;	0	1	0	0	1
y = x c;	0	1	0	0	0

Non-blocking

```
always @( a or b or c)
begin
    x <= a & b;
    y <= x | c;
end
```

non-blocking behavior	a	b	c	x	y
initial condition	1	1	0	1	1
a changes 1 -> 0	0	1	0	1	1
x <= a & b; y <= x c;	0	1	0	0	1



Shift register behavior


Assignment in Sequential Circuit

✓ Non-blocking assignment

- Evaluations and assignments are executed **at the same time without regard to orders or dependence upon each other**
- Syntax : **<variable> <= <expression>;**

✓ Example

```
always @(posedge clk)
begin
    q1 <= in;
    q2 <= q1;
    out <= q2;
end
```




Assignment in Sequential Circuit

✓ Blocking assignment

- Evaluations and assignments are **immediate** and **in order**
- Syntax : **<variable> = <expression>;**

✓ Example


```
always @(posedge clk)
begin
    q1 = in;
    q2 = q1;
    out = q2;
end
```




Sequential Circuit

- ✓ **Sequential block**
 - use **non-blocking** assignments
- ✓ **Combinational block**
 - use **blocking** assignments
- ✓ **Comb./Seq. logic should be separated**

```
always@(posedge clk)
begin
    Q <= D;
end
```





```
always@*
begin
    b = a + 1;
    c = b + 2;
end
```



Combinational v.s. Sequential



Combinational

```
always@(*)
begin
    if(sel) out = a;
    else    out = b;
end
```



Sequential

```
always@(posedge clk)
begin
    if(sel) out <= a;
    else    out <= b;
end
```



Outline

✓ Section 1 Sequential Circuits

✓ Introduction

✓ Syntax

✓ **Reset**

✓ Coding Style

✓ Generate & For loop




Synchronous Reset (1/2)

✓ Register with synchronous reset

- Syntax: **always@(posedge clk)**

```
always @(posedge clk) begin
    if (reset) c <= 0;
    else c <= a+1;
end
```



✓ Advantages


- Glitch filtering from reset combinational logic

✓ Disadvantages

- Can't be reset without clock signal
- May need a pulse stretcher
 - Guarantee a reset pulse wide enough
- Larger area



✓ Example

- Sync reset control sub-module



Synchronous Reset (2/2)

✓ Advantage: glitch filtering




Asynchronous Reset

✓ Register with asynchronous reset

- Syntax: **always @(posedge clk or negedge reset)**

```
always @(posedge clk or posedge reset)
begin
    if (reset) c <= 0;
    else c <= a+1;
end
```



✓ Advantages


- Reset is independent of clock signal
- Reset is immediate
- Less area

✓ Disadvantages

- Noisy reset line could cause unwanted reset

✓ Example

- Async reset to wake up clock generator



Outline

✓ **Section 1 Sequential Circuits**

✓ Introduction

✓ Syntax

✓ Reset

✓ **Coding Style**

✓ Generate & For loop



Coding Styles (1/5)

✓ **Naming should be readable**

✓ **Synthesizable codes**

- assign, always block, called sub-modules, if-then-else, cases, parameters, operators

✓ **Data has to be described in one always block**

- Multiple source drive is not valid

X

```
always @(posedge clk) begin
    out <= out+1;
end
always @(posedge clk) begin
    out <= a;
end
```

✓ **Only “<=” assignments in sequential blocks**

- And “=” assignments in combinational blocks

X

```
always @(posedge clk) begin
    if(reset) out = 0;
    else out <= out+in;
end
```



Coding Styles (2/5)

✓ Avoid latches in combinational circuit

- Avoid incomplete if-then-else
- Avoid incomplete case statements

X

```
if(!rst_n) out = 0;  
else if(m==3'd0) out = m0_out;  
else if(m==3'd1) out = m1_out;
```

X

```
case(mode)  
  3'd0: out = m0_out;  
  3'd1: out = m1_out;  
endcase
```

O

```
if(!rst_n) out = 0;  
else if(m==3'd0) out = m0_out;  
else if(m==3'd1) out = m1_out;  
else out = default_out;
```

O

```
case(mode)  
  3'd0: out = m0_out;  
  3'd1: out = m1_out;  
  default:  
    out = default_out;  
endcase
```





Coding Styles (3/5)

✓ Example

```
always @(*)  
begin  
    if(sel == 1) f = a;  
    else f = b;  
end
```

```
always @(*)  
begin  
    if(sel == 1) f = a;  
end
```



Avoid Unintentional Latch

- ✓ **In a sequential circuit -- with clk control**
 - It is a flip-flop so there is not a latch problem.
- ✓ **In a combinational circuit -- without clk control**
 - If some net needs to keep its data, DC will synthesize a latch.
- ✓ **How to avoid?**
 - Conditional statement : must be full cases
 - Otherwise it will produce latches.
 - if – else work together or add default value
Ex: if (a== b) c = 1 ;
 - Case statement : remember default value
Ex: case (a) 1'b0: c = b; endcase
- ✓ **Notice**
 - In a combinational circuit, no information will be stored, so latches are not allowed.
- ✓ **Latch is a memory storage device**
 - It will cause the problems of timing analysis .
 - That's why we recommend to avoid latches here!!



Coding Styles (4/5)

✓ Avoid combinational feedbacks

- Lead to unpredictable oscillated output
- NOT allowed

X

```
assign a=a+1;
```

X

```
always @(*) begin  
    a = a+1;  
end
```

X

```
always @(*) begin  
    if(in_a) a = c;  
    else a = a;  
end
```

X


```
assign out_value=out;  
always @(*) begin  
    case(mode)  
        3'd0: out = m0_out;  
        3'd1: out = m1_out;  
        default:  
            out = out_value;  
    endcase  
end
```



Coding Styles (4/5)

✓ Reset all signals to avoid unknown propagation

Xalways @(posedge clk) begin
// if(!rst_n) week <= 0;
week <= week+1;
end
always @(posedge clk) begin
if(!rst_n) day <= 0;
else day <= week * 7;
end



AND	0	1	X	Z
0	0	0	0	0
1	0	1	X	X
X	0	X	X	X
Z	0	X	X	X

OR	0	1	X	Z
0	0	1	X	X
1	1	1	1	1
X	X	1	X	X
Z	X	1	X	X

NOT	output
0	1
1	0
X	X
Z	X



Coding Styles (5/5)

✓ Avoid conditional resets

X

```
always @(posedge clk or posedge reset or posedge a) begin
    if (reset || a) q <= 0;
    else ...
end
```

✓ Do not put many variables in one always block

- Except shift registers or registers with similar properties

```
always @(posedge CLK) begin
    q2 <= in;
    if(sel==0) out <= q2;
    else if(sel==1) out <= q3;
    else out <= out;
end
```

bad

```
always @(posedge CLK) begin
    q2 <= in;
end
always @(posedge CLK) begin
    if(sel==0) out <= q2;
    else if(sel==1) out <= q3;
    else out <= out;
end
```

suggested

✓ Use FSM (Finite State Machine)



Coding Styles (5/5)

- **Four data type can be synthesized**
 - input, output, reg, wire
- **1-D data type is convenient for synthesis**
 - EX. `reg [7:0] a;`
`reg [7:0] a[3:0];` → It isn't well for the backend verifications
- **Examples of synthesizable register description**
 - `always@(posedge clk)`
 - `always@(negedge clk)`
 - `always@(posedge clk or posedge rst) if(rst).. else..`
 - `always@(negedge clk or posedge rst) if(rst).. else..`
 - `always@(posedge clk or negedge rst_n) if(!rst_n).. else..`
 - `always@(negedge clk or negedge rst_n or negedge set) if(!set).. else if (!rst_n).. else..`
- **Example of not synthesizable register description**
 - `always@(posedge clk or negedge clk)`



Outline

✓ Section 1 Sequential Circuits

✓ Introduction

✓ Syntax

✓ Reset

✓ Coding Style

✓ **Generate & For loop**



Generate

SystemVerilog

3.1a {			from C / C++		
3.0 {	assertions	mailboxes	classes	dynamic arrays	
	test program blocks	semaphores	inheritance	associative arrays	
3.0 {	clocking domains	constrained random values	strings	references	
	process control	direct C function calls	int	globals	break
3.0 {	interfaces	packages	shortint	enum	continue
	nested hierarchy	2-state modeling	longint	typedef	return
3.0 {	unrestricted ports	packed arrays	byte	structures	do-while
	automatic port connect	array assignments	shortreal	unions	++ -- += -= *= /=
3.0 {	enhanced literals	queues	void	casting	>>= <<= >>>= <<<=
	time values and units	unique/priority case/if	alias	const	&= = ^= %=
3.0 {	specialized procedures	compilation unit space			

Verilog-2001

ANSI C style ports

generate

localparam

constant functions

standard file I/O

\$value\$plusargs

`ifndef `elsif `line

@*

(* attributes *)

configurations

memory part selects

variable part select

multi dimensional arrays

signed types

automatic

** (power operator)

Verilog-1995

modules

parameters

function/tasks

always @

assign

\$finish \$fopen \$fclose

\$display \$write

\$monitor

`define `ifdef `else

`include `timescale

initial

disable

events

wait # @

fork-join

wire reg

integer real

time

packed arrays

2D memory

begin-end

while

for forever

if-else

repeat

+ = * /

%

>> <<

For Loop

- For loop in Verilog
 - Duplicate same function
 - Very useful for doing reset and iterated operation

```
reg [3:0] temp;  
integer i;  
always @(posedge clk) begin  
  for (i = 0; i < 3 ; i = i + 1) begin: for_name  
    temp[i] <= 1'b0;  
  end  
end
```

=

```
always @(posedge clk) begin  
  temp[0] <= 1'b0;  
  temp[1] <= 1'b0;  
  temp[2] <= 1'b0;  
end
```


Generate

- How to use for loop with generate?
 - For loop in generate : three always blocks
 - Regular for loop : one always block

```
reg [3:0] temp;  
genvar i;  
generate  
for (i = 0; i < 4 ; i = i + 1) begin: for_name  
    always @(posedge clk) begin  
        temp[i] <= 1'b0;  
    end  
end  
endgenerate
```

Generate block


```
reg [3:0] temp;  
integer i;  
always @(posedge clk) begin  
    for (i = 0; i < 4 ; i = i + 1) begin:  
        temp[i] <= 1'b0;  
    end  
end
```

Regular for loop

Generate

```
reg [3:0] temp;  
  
genvar i;  
generate  
for (i=0 ; i <4; i = i+1)begin loop_1  
    always@(*)begin  
        temp[i] = operand1[i] & operand2[i];  
    end  
end  
endgenerate
```

always block in for loop with
genvar




4 always block
instance

Generate

A little complicated but scalable design example

```
wire [3:0] o_data;  
  
genvar i;  
generate  
for (i=0 ; i < 4; i = i+1)begin loop_1  
    wire tmp_result;  
    assign tmp_result = operand1[i] | operand2[i];  
    if(i == 0)begin  
        assign o_data[0] = tmp_result;  
    end  
    else begin  
        assign o_data[i] = tmp_result & loop_1[i-1].tmp_result;  
    end  
end  
endgenerate
```



Generate

- Generate blocks are useful when change the physical structure of module via parameters.
 - We can modify the parameter for different application

```
module top
...
adder add_8bit #(8) (.a(a0), .b(b0), .sum(sum_8bit))
adder add_16bit #(16) (.a(a1), .b(b1), .sum(sum_16bit))
...
endmodule

module adder
#(parameter LENGTH = 16)
(
input      [LENGTH-1:0]      a,
input      [LENGTH-1:0]      b,
output     [LENGTH:0]        sum
)
generate
    sum = a + b;
endgenerate
endmodule
```

Outline


- ✓ Section 1 Sequential Circuits
- ✓ **Section 2 Finite State Machine**
- ✓ Section 3 Timing
- ✓ Section 4 Synthesis and Design Compiler



Finite State Machine

✓ Example: Vending machine

Coke \$25
Pepsi \$25
Sprite \$25




Finite State Machine

✓ Finite state machine

- Powerful model for describing a sequential circuit
- Divide a sequential circuit operation into finite number of states.
- A state machine controller can output results depending on the input signal, control signal and states.
- As different input or control signal changes, the state machine will take a proper state transition.

✓ State diagram



Mealy and Moore Machines


✓ Mealy machine

- The outputs depend on the current state and inputs


✓ Moore machine

- The outputs depend on the current state only

Mealy machine



Moore machine



Appendix-FSM Coding Styles (1/3)

- FSM coding style 1
 - Separate CS, NS and OL

Current State

```
always @(posedge clk)
    current_state <= next_state;
```

Next State

```
always @(current_state or In)
case (current_state)
state_0: case(In)
    In0: next_state = state_value1;
    In1: next_state = state_value2;
    .....
endcase
.....
default : .....
endcase
```

If it is not full case and without default case, latch will be incurred!

Mealy machine

Output Logic

```
always @(current_state or In)
    Z = values;
```

Moore machine

```
always @(current_state)
    Z = values;
```

FSM Coding Style

✓ Separate current state, next state and output logic

Current State

```
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) current_state <= IDLE;
    else current_state <= next_state;
end
```

Use parameters for readability

Next State

```
always @(*) begin
    if(!rst_n) next_state=IDLE;
    else begin
        case(current_state)
            STATE_1: begin
                if (in==in_1) next_state=STATE_2;
                else next_state=current_state;
            end
            STATE_2: .....
            ....
            default: next_state=current_state;
        endcase
    end
end
```

If it's not full case and without default case, latch would be incurred!


```
parameter IDLE      = 2'd0;
parameter STATE_1   = 2'd1;
parameter STATE_2   = 2'd2;
parameter STATE_3   = 2'd3;
```

Output Logic

```
always@(posedge clk or negedge rst_n) begin
    if (!rst_n) out <= 0;
    else if (current_state==STATE_3) out <= output_value;
    else out <= out;
end
```

Why FSM?

- ✓ FSM can be referred to as the controller and status of the whole module



Outline


- ✓ Section 1 Sequential Circuits
- ✓ Section 2 Finite State Machine
- ✓ **Section 3 Timing**
- ✓ Section 4 Synthesis and Design Compiler



Timing Check (1/2)


✓ Setup time check

- The `$setup` system task determines whether a data signal remains stable for a minimum specified time before a transition in an enabling, such as a clock event.



✓ Hold time check

- The `$hold` system task determines whether a data signal remains stable for a minimum specified time after a transition in an enabling signal, such as a clock event.



Timing Check (2/2)

✓ Timing report: setup time

clock CLK_1 (rise edge)	2.00	2.00
clock network delay (ideal)	2.00	4.00
clock uncertainty	-0.50	3.50
IN_A_reg[0]/CK (EDFFXL)	0.00	3.50 r
library setup time	-0.42	3.08
data required time		3.08

data required time		3.08
data arrival time		-3.08

slack (MET)		0.00

✓ Timing report: hold time

Slacks should be **MET**!
(non-negative)

clock CLK_2 (rise edge)	0.00	0.00
clock network delay (ideal)	4.00	4.00
clock uncertainty	1.00	5.00
IN_B_reg[20]/CK (EDFFXL)	0.00	5.00 r
library hold time	-0.19	4.81
data required time		4.81

data required time		4.81
data arrival time		-4.82

slack (MET)		0.01




Outline

- ✓ Section 1 Sequential Circuits
- ✓ Section 2 Finite State Machine
- ✓ Section 3 Timing
- ✓ **Section 4 Synthesis and Design Compiler**



Recall: Design Flow



Logic Synthesis


✓ Logic synthesis

- A process by which behavioral model of a circuit is turned into an implementation in terms of logic gates
- Synthesis = **Translation+Optimization+Mapping**


```
assign avg=sum/total;  
always_ff @(posedge clk)  
begin  
    sum=sum+score*weight;  
end
```

HDL Source


Translate



Optimize + Map



Target Technology



Design Compiler

✓ Design compiler

- A tool by Synopsys, Inc. that synthesizes your HDL designs (**Verilog**) into optimized technology-dependent, **gate-level** designs.
- It can optimize both combinational and sequential designs for speed, area, and power.

