

Dinesh Reddy

LinkedIn: Dinesh Reddy
Website: chintdinesh.github.io

Email: dineshc@utexas.edu
Mobile: +1 904 678 2615

EXPERIENCE

CAD Design Engineer

Xilinx

Jun 2019 - Jul 2021

Hyderabad, India

- **Workspace Infrastructure:**
 - Migrated perforce workspace-utilities from Perl to Python and introduced new crucial features like **logging**.
 - Reduced DB rendering utilities run-times from **11 hours to 45 minutes**.
 - Implemented **regression infrastructure** scripts that automated bi-weekly CAD releases.
- **Seras:** An in-house Design Automation Platform.
 - A key team member in implementing **POC** of the platform's efficacy in PnR environment to support 100s of tasks.
 - Provided regular feedback and advise for the platform's development towards 'Synthesis Placement & Routing' (PnR) design flow.
 - Enabled the design teams to compare tools across vendors, Synopsys and Cadence.
- **Excite:** Automating project updates to dashboard
 - Extracted key design metrics in pre and post Synthesis and aggregated them into a MongoDB.
 - The metrics include parsing logs, scanning LEF/DEF files, sanity checking of blocks between runs.

Research Internship

Professor: Virendra Singh

May 2018 - Jul 2018

CADSL, IIT Bombay

- **IITB-RISC ISA in Verilog:** Implemented **Multicycle** and **Pipeline** micro-architectures.
- **Deep Learning Acceleration:** Analyzed Approximate Computing, Hybrid Memory Architecture, Systolic Array Matrix Multiplication techniques.

Teaching Experience

Graduate Teaching Assistant

Aug 2021 - now

UT Austin

- Introduction to Embedded Systems (**EE319K**), Digital Logic Design (**EE316**), Introduction to Scientific and Technical Computing (**SDS335**)

SKILLS SUMMARY

Proficient: C++, Python, Tcl, Verilog, Git, Linux, Vim, Gdb.
Intermediate: Perl, Bash, Perforce, Vivado, LSF, Lynx, Synopsys' Design Compiler.

PROJECTS

SOC Design: Darknet Yolo Deep Learning Application on FPGA

UT Austin

Professor: Andreas Gerstlauer

Aug 2021 - Dec 2021

- **Tiny-Yolo on PS:** Improved inference time from 11s to 6s with OpenMp and Fixed-Point computations.
- **HW-SW co-simulation in SystemC:** Integrated a simulated GEMM into QEMU-SystemC environment to run Tiny-yolo.
- **Vivado HLS:** Synthesized a memory-partitioned run-time-optimized GEMM accelerator.
- **HW-SW co-design on Zynq-ultra96:** Integrated the synthesized GEMM accelerator to run Tiny-yolo on ZynqUltra96. The design achieved an inference time of 16s.

Computer Architecture

Professor: Dam Sunwoo

UT Austin

Aug 2021 - Dec 2021

- **Labs:** Assembler for LC3B ISA, LC3B simulator, Cycle level simulator, Interrupts and Exception support, Virtual Memory support, Pipeline simulator.
- **Project:** Performance analysis of RRIP cache replacement policy in GEM5 simulator.

Technology for Embedded IOT

Professor: Jonathan Valvano

UT Austin, TX

Aug 2021 - Nov 2021

- **subGHz using the HC-12 with MSP432:** Implemented communication protocol in a static environment with multiple devices communicating.
- **TinyML on Arduino-nano:** Speech recognition was used to play Tic-tak-toe game on the board.

AWARDS AND ACHIEVEMENTS

- **Emerging Star** of FPGA product development department, Q4 2020, for Seras and Excite development.
- **Above and beyond** team-award, Q4 2021, for enabling Innovus integration into Seras.

EDUCATION

University of Texas at Austin

Masters in ECE

Austin, USA

Aug 2021 - now

- **Architecture Computer Systems and Embedded Systems**
Relevant Courses: Computer Architecture, System-On-Chip Design, Embedded and RTOS lab, ML/Data Analytics for Edge AI

3.66/4

Indian Institute of Technology Hyderabad

Bachelor of Technology

Hyderabad, India

Aug 2015 - Apr 2019

- **Electrical Engineering, Double major in Computer Science Engineering**
Relevant Courses: FPGA Lab, Advanced Digital IC Design, Advanced Embedded Systems, Microprocessors, Advanced Computer Architecture, Data Structures, Algorithms, Applied Machine Learning, Operating Systems.

8.65/10