Indian Institute of Technology Bombay – Summer Internship 2018

Multi-cycle design assignment

Design a multi-cycle processor, IITB-RISC18, whose instruction set architecture is provided. Use Verilog-HDL or VHDL to implement. IITB-RISC18 is a 16-bit very simple computer developed for the teaching that is based on the Little Computer Architecture. The IITB-RISC18 is an 8-register, 16-bit computer system. The architecture should be optimized for performance. It should use point-to-point communication infrastructure.

Group: Group of TWO

Submission deadlines:

June 11 (Monday):

Data-path and control-path(FSM) design on paper

June 20 (Wednesday):

Complete implementation using VHDL or Verilog-HDL for testing

IITB-RISC18 Instruction Set Architecture

IITB-RISC18 is a 16-bit very simple computer developed for the teaching that is based on the Little Computer Architecture. The IITB-RISC18 is an 8-register, 16-bit computer system. It has 8 general-purpose registers (R0 to R7). Register R7 is always stores Program Counter. All addresses are short word addresses (i.e. address 0 corresponds to the first two bytes of main memory, address 1 corresponds to the second two bytes of main memory, etc.). This architecture uses condition code register which has two flags Carry flag (c) and Zero flag (Z). The IITB-RISC18 is very simple, but it is general enough to solve complex problems. The architecture allows predicated instruction execution and multiple load and store execution. There are three machine-code instruction formats (R, I, and J type) and a total of 14 instructions. They are illustrated in the figure below.

R Type Instruction format

Opcode	Register A (RA)	Register B (RB)	Register B (RB)	Unused	Condition (CZ)
(4 bit)	(3 bit)	(3-bit)	(3-bit)	(1 bit)	(2 bit)

I Type Instruction format

Ī	Opcode	Register A (RA)	Register C (RC)	Immediate
	(4 bit)	(3 bit)	(3-bit)	(6 bits signed)

J Type Instruction format

Opcode	Register A (RA)	Immediate
(4 bit)	(3 bit)	(9 bits signed)

Instructions Encoding:

400	00.00	D.4	D.D.	D.C.	0	00
ADD:	00_00	RA	RB	RC	0	00
ADC:	00_00	RA	RB	RC	0	10
ADZ:	00_00	RA	RB	RC	0	01
ADI:	00_01	RA	RB	6 bit Immediate		
NDU:	00_10	RA	RB	RC	0	00
NDC:	00_10	RA	RB	RC	0	10
NDZ:	00_10	RA	RB	RC	0	01
LHI:	00_11	RA	9 bit Immediate			
LW:	01_00	RA	RB 6 bit Immediate			?
SW:	01_01	RA	RB 6 bit Immediate			?
LM:	01_10	RA	0 + 8 bits corresponding to Reg R7 to R0			
SM:	01_11	RA	0 + 8 bits corresponding to Reg R7 to R0			
BEQ:	11_00	RA	RB	RB 6 bit Immediate		
JAL:	10_00	RA	9 bit Immediate offset			
JLR:	10_01	RA	RB 000_000			
Ų.						

RA: Register A

RB: Register B

RC: Register C

Instruction Description

Mnemonic	Name & Format	Assembly	Action
ADD	ADD (R)	add rc, ra, rb	Add content of regB to regA and store result in regC.
			It set C and Z flags
ADC	Add if carry set	adc rc, ra, rb	Add content of regB to regA and store result in regC, if carry flaf is set.
	(R)		It sets C & Z flags
ADZ	Add if zero set	adz rc, ra, rb	Add content of regB to regA and store result in regC, if zero flag is set.
	(R)		It sets C & Z flags
ADI	Add immediate	adi rb, ra, imm6	Add content of regA with Imm (sign extended) and store result in regB.
	(1)		It set C and Z flags
NDU	Nand (R)	ndu rc, ra, rb	NAND the content of regB to regA and store result in regC.
	(N)		
NDC	Nand if carry set	ndc rc, ra, rb	NAND the content of regB to regA and store result in regC if carry flag is set.
	(R)		
NDZ	Nand if zero set	ndc rc, ra, rb	NAND the content of regB to regA and store result in regC if zero flag is set.
	(R)		result in rege in zero mag is set.
LHI	Load higher immediate (J)	lhi ra, lmm	Place 9 bits immediate into most significant 9 bits of register A (RA) and lower 7 bits are assigned to zero.
LW	Load (I)	lw ra, rb, Imm	Load value from memory into reg A. Memory address is formed by adding immediate 6 bits with content of red B.
			It sets zero flag.

SW	Store	sw ra, rb, lmm	Store value from reg A into memory.
			Memory address is formed by adding
	(1)		immediate 6 bits with content of red B.
LM	Load multiple	lw ra, Imm	Load multiple registers whose address is
	(1)		given in the immediate field (one bit per
	(J)		register, R7 to R0) in order from right to
			left, i.e, registers from R0 to R7 if
			corresponding bit is set. Memory address is
			given in reg A. Registers are loaded from
			consecutive addresses.
SM	Store multiple	sm, ra, lmm	Store multiple registers whose address is
	(1)		given in the immediate field (one bit per
	(1)		register, R7 to R0) in order from right to
			left, i.e, registers from R0 to R7 if
			corresponding bit is set. Memory address is
			given in reg A. Registers are stored to
			consecutive addresses.
BEQ	Branch on Equality	beq ra, rb, Imm	If content of reg A and regB are the same,
			branch to PC+Imm, where PC is the address
	(1)		of beq instruction
JAL	Jump and Link	jalr ra, Imm	Branch to the address PC+ Imm.
	(1)		Store PC+1 into regA, where PC is the
			address of the jalr instruction
JLR	Jump and Link to	jalr ra, rb	Branch to the address in regB.
	Register		
			Store PC+1 into regA, where PC is the
	(1)		address of the jalr instruction