

Course Overview Follow-Up

- Read before or after lecture?
- Project vs. final project
- Closed vs. open source
- Feedback vs. grades
- Guest lectures

Announcements

- Project 0 due Monday 09/17
- Karl's office hours
 - □Tuesday, 4:30-6pm
 - □ Friday, 2-5pm


Acknowledgements

- CPU slides Varun Sampath, NVIDIA
- GPU slides
 - □ Kayvon Fatahalian, CMU
 - Mike Houston, AMD

CPU and GPU Trends


- FLOPS FLoating-point OPerations per Second
- GFLOPS One billion (109) FLOPS
- *TFLOPS* 1,000 GFLOPS


CPU and GPU Trends Compute Intel Core i7 – 4 cores – 100 GFLOP NVIDIA GTX280 – 240 cores – 1 TFLOP Memory Bandwidth System Memory – 60 GB/s NVIDIA GT200 – 150 GB/s Install Base Over 200 million NVIDIA G80s shipped





CPU Review

What are the major components in a CPU die?









Branch Prediction


- + Modern predictors > 90% accuracy
 - Raise performance and energy efficiency (why?)
- Area increase
- Potential fetch stage latency increase


Caching Keep data you need close Exploit: Temporal locality Chunk just used likely to be used again soon Spatial locality Next chunk to use is likely close to previous

Memory Hierarchy

- Memory: the larger it gets, the slower it gets
- Rough numbers:

	Latency	Bandwidth	Size
SRAM (L1, L2, L3)	1-2ns	200GBps	1-20MB
DRAM (memory)	70ns	20GBps	1-20GB
Flash (disk)	70-90µs	200MBps	100-1000GB
HDD (disk)	10ms	1-150MBps	500-3000GB







Improving IPC IPC (instructions/cycle) bottlenecked at 1 instruction / clock Superscalar – increase pipeline width

Scheduling

Consider instructions:

```
xor r1,r2 -> r3
add r3,r4 -> r4
sub r5,r2 -> r3
addi r3,1 -> r1
```

- xor and add are dependent (Read-After-Write, RAW)
- sub and addi are dependent (RAW)
- xor and sub are not (Write-After-Write, WAW)

Register Renaming

■ How about this instead:

```
xor p1,p2 -> p6
add p6,p4 -> p7
sub p5,p2 -> p8
addi p8,1 -> p9
```

■ xor and sub can now execute in parallel

Out-of-Order Execution

- Reordering instructions to maximize throughput
- Fetch → Decode → Rename → Dispatch → Issue
 → Register-Read → Execute → Memory →
 Writeback → Commit
- Reorder Buffer (ROB)
 - □ Keeps track of status for in-flight instructions
- Physical Register File (PRF)
- Issue Queue/Scheduler
 - □ Chooses next instruction(s) to execute

Vectors Motivation for (int i = 0; i < N; i++) A[i] = B[i] + C[i];</pre>

Parallelism in the CPU

- Covered Instruction-Level (ILP) extraction
 - □Superscalar
 - □ Out-of-order
- Data-Level Parallelism (DLP)
 - □Vectors
- Thread-Level Parallelism (TLP)
 - □ Simultaneous Multithreading (SMT)
 - □Multicore

```
CPU Data-level Parallelism

Single Instruction Multiple Data (SIMD)
Let's make the execution unit (ALU) really wide
Let's make the registers really wide too

for (int i = 0; i < N; i+= 4) {
    // in parallel
    A[i] = B[i] + C[i];
    A[i+1] = B[i+1] + C[i+1];
    A[i+2] = B[i+2] + C[i+2];
    A[i+3] = B[i+3] + C[i+3];
}</pre>
```

Vector Operations in x86 ■ SSE2 □ 4-wide packed float and packed integer instructions □ Intel Pentium 4 onwards

- AVX
 - □ 8-wide packed float and packed integer instructions
 - □ Intel Sandy Bridge

□ AMD Athlon 64 onwards

□ AMD Bulldozer



Simultaneous Multithreading

- Instructions can be issued from multiple threads
- Requires partitioning of ROB, other buffers
- + Minimal hardware duplication
- + More scheduling freedom for OoO
- Cache and execution resource contention can reduce single-threaded performance



Thread-Level Parallelism


- Thread Composition
 - □ Instruction streams
 - □ Private PC, registers, stack
 - ☐ Shared globals, heap
- Created and destroyed by programmer
- Scheduled by programmer or by OS





Multicore

- Replicate full pipeline
- Sandy Bridge-E: 6 cores
- + Full cores, no resource sharing other than last-level cache
- + Easier way to take advantage of Moore's Law
- Utilization


CPU Conclusions CPU optimized for sequential programming Pipelines, branch prediction, superscalar, OoO Reduce execution time with high clock speeds and high utilization Slow memory is a constant problem Parallelism Sandy Bridge-E great for 6-12 active threads How about 12,000?











Why GPUs? Graphics workloads are embarrassingly parallel Data-parallel Pipeline-parallel CPU and GPU execute in parallel Hardware: texture filtering, rasterization, etc.





































































































v

Reminders

- Piazza
 - □ Signup: https://piazza.com/upenn/fall2012/cis565/
- GitHub
 - ☐ Create an account: https://github.com/signup/free
 - ☐ Change it to an edu account: https://github.com/edu
 - ☐ Join our organization: https://github.com/CIS565-Fall-2012
- No class Wednesday, 09/12