






Agenda Brief Graphics Review Graphics Pipeline Mapping the Graphics Pipeline to Hardware




















Graphics Review: Animation


• Move the camera and/or agents, and rerender the scene


□ In less than 16.6 ms (60 fps)







































































































































































Evolution of the Programmable Graphics Pipeline


- Pre GPU
- Fixed function GPU
- Programmable GPU
- Unified Shader Processors

69





















































Shader Capabilities

	SM 2.0/2.X	SM 3.0	SM 4.0
Introduced	DX 9.0, 2002	DX 9.0c, 2004	DX 10, 2007
VS Instruction Slots	256	$\geq 512^{a}$	4096
VS Max. Steps Executed	65536	65536	∞
PS Instruction Slots	$\geq 96^{b}$	$\geq 512^{a}$	$\geq 65536^{a}$
PS Max. Steps Executed	$\geq 96^{b}$	65536	∞
Temp. Registers	$\geq 12^{a}$	32	4096
VS Constant Registers	$\geq 256^{a}$	$\geq 256^{a}$	14×4096^{c}
PS Constant Registers	32	224	14×4096^{c}
Flow Control, Predication	Optional d	Yes	Yes
VS Textures	None	4 e	128×512^{f}
PS Textures	16	16	128×512^{f}
Integer Support	No	No	Yes
VS Input Registers	16	16	16
Interpolator Registers	89	10	$16/32^{h}$
PS Output Registers	4	4	8

Table courtesy of A K Peters, Ltd. http://www.realtimerendering.com

Shader Capabilities SM 2.0/2.XSM 3.0SM 4.0DX 9.0c, 2004 DX 10, 2007 Introduced VS Instruction Slots 256 $> 512^{a}$ VS Max. Steps Executed 65536 65536 ∞ PS Instruction Slots $> 96^{l}$ ≥ 512° ≥65536 a PS Max. Steps Executed $> 96^{\,b}$ 65536 ∞ $\geq 12^a$ 4086 Temp. Registers 32 $> 256^{\circ}$ VS Constant Registers $> 256^{\circ}$ 14×4096 PS Constant Registers 32 $14 \times 4096^{\circ}$ Flow Control, Predication Optional d Yes VS Textures 128×512^{f} None PS Textures 16 \times 512 f Integer Support No Yes VS Input Registers 16 16 16 89 $16/32^{h}$ Interpolator Registers 10 PS Output Registers Table courtesy of A K Peters, Ltd. http://www.realtimerendering.com/

