

Announcements

- Project 2 due Friday 10/12□ Be ready to present on Monday, 10/15
- Move class on Halloween to Tuesday, 10/30?


2


Acknowledgements


■ Some slides from Varun Sampath


Agenda


- Parallel Reduction Revisited
- Warp Partitioning
- Memory Coalescing
- Bank Conflicts
- Dynamic Partitioning of SM Resources
- Data Prefetching
- Instruction Mix
- Loop Unrolling

















```
__shared__ float partialSum[];
// ... load into shared memory
unsigned int t = threadIdx.x;
for (unsigned int stride = 1;
    stride < blockDim.x;
    stride *= 2)
{
    __syncthreads();
    if (t % (2 * stride) == 0)
        partialSum[t] +=
        partialSum[t + stride];
}


Code from http://courses.engr.illinois.edu/ecce498/a//Syllabus.html</pre>
```


```
shared float partialSum[];
// ... load into shared memory
unsigned int t = threadIdx.x;
for (unsigned int stride = 1;
     stride < blockDim.x;</pre>
                                 Stride:
                                   1, 2, 4, ...
     stride *= 2)
                               syncthreads();
                               if (t % (2 * stride) == 0)
    partialSum[t] +=
      partialSum[t + stride];
                   Code from http://courses.engr.illinois.edu/ece498/al/Syllabus.htm
```
















































Parallel Reduction What is the difference? if (t % (2 * stride) == 0) partialSum[t] += partialSum[t] + stride]; stride = 1, 2, 4, ... partial = 4, 2, 1, ...









Warp Partitioning ■ 2D Block □Increasing threadIdx means ■ Increasing threadIdx.x ■ Starting with row threadIdx.y == 0







Warp Partitioning

■ For warpSize == 32, does any warp have a divergent branch with this code:

```
if (threadIdx.x > 15)
{
    // ...
}
```

41

43

Warp Partitioning

■ For any warpSize > 1, does any warp have a divergent branch with this code:

```
if (threadIdx.x > warpSize - 1)
{
    // ...
}
```

42

Warp Partitioning


Given knowledge of warp partitioning, which parallel reduction is better?


```
if (t % (2 * stride) == 0)
  partialSum[t] +=
   partialSum[t + stride];


stride = 1, 2, 4, ...


[if (t < stride)
    partialSum[t] +=
    partialSum[t + stride];


stride = 4, 2, 1, ...</pre>
```















































Memory Coalescing

- Global memory bandwidth (DRAM)
 - □G80 86.4 GB/s
 - □GT200 150 GB/s
- Achieve peak bandwidth by requesting large, consecutive locations from DRAM
 - □ Accessing random location results in much lower bandwidth

61

Memory Coalescing

- Memory coalescing rearrange access patterns to improve performance
- Useful today but will be less useful with large on-chip caches


62


Memory Coalescing


- The GPU coalesce consecutive reads in a half-warp into a single read
- Strategy: read global memory in a coalesce-able fashion into shared memory
 - ☐ Then access shared memory randomly at maximum bandwidth
 - Ignoring bank conflicts...


See Appendix G in the NVIDIA CUDA C Programming Guide for coalescing alignment requirement


Bank Conflicts Shared Memory Sometimes called a parallel data cache Multiple threads can access shared memory at the same time Memory is divided into banks Hank 2 Bank 2 Bank 2 Bank 3 Bank 4 Bank 5 Bank 6 Bank 7 Hank 6 Bank 7 Image from http://courses.engr.illinois.edu/ece498/al/Syllabus.html



















```
Bank Conflicts


__shared__ float shared[256];
/// ...
float f = shared[index + s * threadIdx.x];


■ For what values of s is this conflict free?


__Hint: The G80 has 16 banks
```
































SM Resource Partitioning

CUDA Occupancy Calculator

□ http://developer.download.nvidia.com/comput e/cuda/CUDA Occupancy calculator.xls

85

Data Prefetching

 Independent instructions between a global memory read and its use can hide memory latency

```
float m = Md[i];
float f = a * b + c * d;
float f2 = m * f;
```

86

Data Prefetching

 Independent instructions between a global memory read and its use can hide memory latency

```
float m = Md[i]; Read global memory
float f = a * b + c * d;
float f2 = m * f;
```

87

Data Prefetching

 Independent instructions between a global memory read and its use can hide memory latency

```
float m = Md[i];
float f = a * b + c * d;
float f2 = m * f;

Execute instructions that are not dependent on memory read
```

Data Prefetching

 Independent instructions between a global memory read and its use can hide memory latency

```
float m = Md[i];
float f = a * b + c * d;

float f2 = m * f;

Use global memory after the above line from enough warps hide the memory latency
```

Data Prefetching

 Prefetching data from global memory can effectively increase the number of independent instructions between global memory read and use

90

Data Prefetching

■ Recall tiled matrix multiply:

```
for (/* ... */)
{
    // Load current tile into shared memory
    __syncthreads();
    // Accumulate dot product
    __syncthreads();
}
```

91

Data Prefetching

■ Tiled matrix multiply with prefetch:

```
// Load first tile into registers

for (/* ... */)
{
    // Deposit registers into shared memory
    __syncthreads();
    // Load next tile into registers
    // Accumulate dot product
    __syncthreads();
}
```

92

Data Prefetching Tiled matrix multiply with prefetch: // Load first tile into registers for (/* ... */) { // Deposit registers into shared memory __syncthreads(); // Load next tile into registers // Accumulate dot product __syncthreads(); }

```
Data Prefetching

Tiled matrix multiply with prefetch:

// Load first tile into registers

for (/* ... */)
{

// Deposit registers into shared memory
__syncthreads();

// Load next tile into registers

// Accumulate dot product
__syncthreads();

These instructions
executed by enough threads will hide the memory latency of the
```

prefetch

```
Data Prefetching


Tiled matrix multiply with prefetch:

// Load first tile into registers

for (/* ... */)
{
    // Deposit registers into shared memory
        syncthreads();

// Load next tile into registers
// Accumulate dot product
        syncthreads();
}

prefetch for next iteration of the loop
        syncthreads();
}
```



Loop Unrolling for (int k = 0; k < BLOCK_SIZE; ++k) { Pvalue += Ms[ty][k] * Ns[k][tx]; } Instructions per iteration One floating-point multiply One floating-point add What else?

```
Loop Unrolling

for (int k = 0; k < BLOCK_SIZE; (++k))
{

Pvalue += Ms[ty][k] * Ns[k][tx];
}

Other instructions per iteration

Update loop counter
```

```
Loop Unrolling

for (int k = 0; k < BLOCK_SIZE; ++k)
{
    Pvalue += Ms[ty][k] * Ns[k][tx];
}

Other instructions per iteration
    Update loop counter
    Branch
```

```
Loop Unrolling


for (int k = 0; k < BLOCK_SIZE; ++k)
{
    Pvalue += (Ms[ty][k]) * (Ns[k][tx]);
}

Other instructions per iteration
    Update loop counter
    Branch
    Address arithmetic
```

```
Loop Unrolling

for (int k = 0; k < BLOCK_SIZE; ++k)
{
    Pvalue += Ms[ty][k] * Ns[k][tx];
}

Instruction Mix
    Q floating-point arithmetic instructions
    1 loop branch instruction
    Q address arithmetic instructions
    1 loop counter increment instruction
```



```
Loop Unrolling

Pvalue +=

Ms[ty][0] * Ns[0][tx] +

Ms[ty][1] * Ns[1][tx] +

...

Ms[ty][15] * Ns[15][tx]; // BLOCK_SIZE = 16

No more loop

No loop count update

No branch

Constant indices – no address arithmetic instructions
```

```
Loop Unrolling

Automatically:

#pragma unroll BLOCK_SIZE

for (int k = 0; k < BLOCK_SIZE; ++k)

{
   Pvalue += Ms[ty][k] * Ns[k][tx];
}

Disadvantages to unrolling?
```