


Announcements Project 0 due Tues 09/18 Project 1 released today. Due Friday 09/28 Starts student blogs Get approval for all third-party code

Acknowledgements

- Many slides are from David Kirk and Wenmei Hwu's UIUC course:
 - http://courses.engr.illinois.edu/ece498/al/

GPU Architecture Review GPUs are specialized for Compute-intensive, highly parallel computation Graphics! Transistors are devoted to: Processing Not: Data caching Flow control



Let's program this thing!

GPU Computing History 2001/2002 – researchers see GPU as dataparallel coprocessor The GPGPU field is born 2007 – NVIDIA releases CUDA CUDA – Compute Uniform Device Architecture GPGPU shifts to GPU Computing 2008 – Khronos releases OpenCL specification

CUDA Abstractions

- A hierarchy of thread groups
- Shared memories
- Barrier synchronization

CUDA Terminology


- Host typically the CPU


 □ Code written in ANSI C
- *Device* typically the GPU (data-parallel)
 - □ Code written in extended ANSI C
- Host and device have separate memories
- CUDA Program
 - □ Contains both host and device code

CUDA Terminology

- Kernel data-parallel function
 - ☐ Invoking a kernel creates lightweight threads on the device
 - Threads are generated and scheduled with hardware


Similar to a shader in OpenGL?






Thread Hierarchies


- Grid one or more thread blocks
 - □1D or 2D
- *Block* array of threads
 - □1D, 2D, or 3D
 - □ Each block in a grid has the same number of threads
 - □ Each thread in a block can
 - Synchronize
 - Access shared memory








Thread Hierarchies

- Thread ID: Scalar thread identifier
- Thread Index: threadIdx
- 1D: Thread ID == Thread Index
- 2D with size (D_x, D_v)
 - □ Thread ID of index $(x, y) == x + y D_y$
- 3D with size (D_x, D_v, D_z)
 - \Box Thread ID of index (x, y, z) == x + y D_y + z D_x D_y









```
Thread Hierarchies

Example: N = 32

16x16 threads per block (independent of N)

threadIdx ([0, 15], [0, 15])

2x2 thread blocks in grid

blockIdx ([0, 1], [0, 1])

blockDim = 16


int i = blockIdx.x * blockDim.x + threadIdx.x/
int j = blockIdx.y * blockDim.y + threadIdx.y/


int j = blockIdx.y * blockDim.y + threadIdx.y/


int j = [0, 1] * 16 + [0, 15]
```


```
    Thread Hierarchies
    Thread blocks execute independently


            In any order: parallel or series
            Scheduled in any order by any number of cores
            Allows code to scale with core count
```














```
CUDA Memory Transfers


float *Md
int size = Width * Width * sizeof(float);
cudaMalloc((void**)&Md, size);
...
cudaFree(Md);


Code from: http://courses.engr.illinois.edu/ece498/al/textbook/Chapter2-CudaProgrammingModel.pdf
```



















































```
Matrix Multiply: Data Transfer
               void MatrixMulOnDevice(float* M, float* N, float* P, int Width)
                 int size = Width * Width * sizeof(float):
                 . // Load M and N to device memory
                 cudaMalloc(Md, size);
                                                                         Allocate input
                 cudaMemcpy(Md, M, size, cudaMemcpyHostToDevice);
                 cudaMalloc(Nd. size):
                 cudaMemcpy(Nd, N, size, cudaMemcpyHostToDevice);
                 // Allocate P on the device
                 cudaMalloc(Pd, size);
              2. // Kernel invocation code - to be shown later
              3. // Read P from the device
                  cudaMemcpy(P, Pd, size, cudaMemcpyDeviceToHost);
                  // Free device matrices
                  cudaFree (Md); cudaFree (Nd); cudaFree (Pd);
                  Code from: http://courses.engr.illinois.edu/ece498/al/textbook/Chapter2-CudaProgrammingModel.pdf
```

```
Matrix Multiply: Data Transfer
              void MatrixMulOnDevice(float* M, float* N, float* P, int Width)
                int size = Width * Width * sizeof(float);
              1. // Load M and N to device memory
                cudaMalloc(Md, size);
                cudaMemcpy(Md, M, size, cudaMemcpyHostToDevice);
                cudaMalloc(Nd, size);
                 cudaMemcpy(Nd, N, size, cudaMemcpyHostToDevice);
                   Allocate P on the device
                                                Allocate output
                  cudaMalloc(Pd, size):
              2. // Kernel invocation code - to be shown later
              3. // Read P from the device
                  cudaMemcpy(P, Pd, size, cudaMemcpyDeviceToHost);
                 // Free device matrices
                  cudaFree (Md); cudaFree (Nd); cudaFree (Pd);
                 Code from: http://courses.engr.illinois.edu/ece498/al/textbook/Chapter2-CudaProgrammingModel.pdf
```

```
Matrix Multiply: Data Transfer
              void MatrixMulOnDevice(float* M, float* N, float* P, int Width)
                 int size = Width * Width * sizeof(float):
               1. // Load M and N to device memory
                cudaMalloc(Md, size);
                cudaMemcpy(Md, M, size, cudaMemcpyHostToDevice);
                 cudaMalloc(Nd. size):
                cudaMemcpy(Nd, N, size, cudaMemcpyHostToDevice);
                 // Allocate P on the device
                 cudaMalloc(Pd. size):
              2. // Kernel invocation code - to be shown later
                  // Read P from the device
                                                                         Read back
                  cudaMemcpy(P, Pd, size, cudaMemcpyDeviceToHost)
                  // Free device matrices
                                                                         from device
                  cudaFree(Md); cudaFree(Nd); cudaFree (Pd);
                 Code from: http://courses.engr.illinois.edu/ece498/al/textbook/Chapter2-CudaProgrammingModel.pdf
```

```
Matrix Multiply: Data Transfer
               void MatrixMulOnDevice(float* M, float* N, float* P, int Width)
                 int size = Width * Width * sizeof(float):
               1. // Load M and N to device memory
                 cudaMalloc(Md, size);
                 cudaMemcpy(Md, M, size, cudaMemcpyHostToDevice);
                 cudaMalloc(Nd, size);
                 cudaMemcpy(Nd, N, size, cudaMemcpyHostToDevice);
                  // Allocate P on the device
                 cudaMalloc(Pd, size);
                  // Kernel invocation code - to be shown later
              3. // Read P from the device
                  cudaMemcpy(P, Pd, size, cudaMemcpyDeviceToHost);
                  // Free device matrices
                  cudaFree (Md); cudaFree (Nd); cudaFree (Pd);
                  Code from: http://courses.engr.illinois.edu/ece498/al/textbook/Chapter2-CudaProgrammingModel.pdf
```



Matrix Multiply ■ Step 2 □ Implement the kernel in CUDA C

```
Matrix Multiply: CUDA Kernel

// Matrix multiplication kernel – thread specification
__global__ void MatrixMulKernel(float* Md, float* Nd, float* Pd, int Width)
{
// 2D Thread ID
int tx = threadIdx.x;
int ty = threadIdx.y;

// Pvalue stores the Pd element that is computed by the thread
float Pvalue = 0;

Each kernel computes one output

for (int k = 0; k < Width; ++k)
{
    float Mdelement = Md[ty * Md.width + k];
    float Ndelement = Nd[k * Nd.width + tx];
    Pvalue += Mdelement * Ndelement;
}

// Write the matrix to device memory each thread writes one element
Pd[ty * Width + tx] = Pvalue;
```

Code from: http://courses.engr.illinois.edu/ece498/al/textbook/Chapter2-CudaProgrammingModel.pdf

```
Matrix Multiply: CUDA Kernel
           // Matrix multiplication kernel - thread specification
             _global__ void MatrixMulKernel(float* Md, float* Nd, float* Pd, int Width)
             // 2D Thread ID
              int tx = threadIdx.x;
             int ty = threadIdx.y;
             // Pvalue stores the Pd element that is computed by the thread
              float Pvalue = 0;
                                                     Where did the two outer for loops
               for (int k = 0; k < Width; ++k
                                                     in the CPU implementation go?
                 float Mdelement = Md[ty * Md.width + k];
                float Ndelement = Nd[k * Nd.width + tx];
                 Pvalue += Mdelement * Ndelement:
              // Write the matrix to device memory each thread writes one element
              Pd[ty * Width + tx] = Pvalue;
                   Code from: http://courses.engr.illinois.edu/ece498/al/textbook/Chapter2-CudaProgramminqModel.pdf
```

```
Matrix Multiply: CUDA Kernel

// Matrix multiplication kernel – thread specification
__global___ void MatrixMulKernel(float* Md, float* Nd, float* Pd, int Width)

{
// 2D Thread ID
__int tx = threadldx.x;
__int ty = threadldx.y;

// Pvalue stores the Pd element that is computed by the thread
float Pvalue = 0;

for (int k = 0; k < Width; ++k)


{
    float Mdelement = Md[ty * Md.width + k];
    float Ndelement = Nd[k * Nd.width + tx];
    Pvalue += Mdelement * Ndelement;
}


// Write the matrix to device memory each thread writes one element
Pd[ty * Width + tx] = Pvalue;
}

Code from: http://courses.engr.illinois.edu/ece498/al/textbook/Chapter2-CudaProgrammingModel.pdf
```

```
Matrix Multiply

Step 3
Invoke the kernel in CUDA C
```







Matrix Multiply

- What is the major performance problem with our implementation?
- What is the major limitation?