

# **FPGA and HDL EE5193**

**Final Project -- Reduced Instruction Set Computer (RISC) to be  
implemented in the FPGA**

*Student Name: Chao-Jia Liu (Peter)*

*Student ID: hdj697*

*Instructor: Savithra Eratne, Ph.D.*

## **Problem Statement:**

1. Develop a Reduced Instruction Set Computer to be implemented in the FPGA.
  2. Develop each box in the diagram as a block or module
  3. Your controller will have 16-bit IR value and RF\_Rp\_zero as inputs; Identify your outputs for each opcode (left most 4-bits in the instruction)
  4. Design four steps execute process per instruction
    - I. Fetch (instruction at memory location PC into IR)
    - II. Decode
    - III. Execute
    - IV. Update PC (to the next memory location)
  5. Instructions to be demonstrated:
    - I. LW 5 201 1001\_0101\_1100\_1001
    - II. LW 6 202 1001\_0110\_1100\_1010
    - III. ADD 7 5 6 0000\_0111\_0101\_0110
    - IV. SW 7 203 1010\_0111\_1100\_1011
    - V. LI 8 250 1000\_1000\_1111\_1010
    - VI. SUB 4 8 5 0001\_0100\_1000\_0101
    - VII. SW 4 204 1010\_0100\_1100\_1100
    - VIII. SRA 3 7 0110\_0010\_0111\_0000 → 0111\_0011\_0111\_0000
    - IX. XOR 2 3 4 0100\_0010\_0011\_0100
    - X. SW 2 205 1010\_0010\_1100\_1101
  6. Store suitable initial values at memory locations 201 and 202
  7. Output: Show the values in memory locations 203, 204 and 205 in 7-segment display once all instructions are executed.
  8. The report should include the cover page, the problem statement, explanation of your approach including the reuse of previously developed modules, a block diagram, ASM-D charts, Verilog codes used, the waveform screen-prints, one photo of the synthesis on the board.
  9. State problems encountered at simulation and synthesize how they were resolved.
1. Opcode for SRA should be 0111.  
2. "3" in binary should be 0011.

## **Explanation of Approach:**

The project report will first discuss how I designed the processor, followed by a block diagram based on the professor's provided design. I added some extra units and wires for operations like LI, JMP, and JR because they need to send the resource address directly between the Register File and Program Counter, so those extra hardware units are mandatory. Next, the report includes an ASM-D chart and comprehensive Verilog code for the final project, including the RISC processor and other hardware designs for the FPGA seven-segment display. Testbench and simulation results for RISC processor and the top module for final project are also provided. At the end, I included a picture of the implementation result on the FPGA board and a video in the Canvas submission.


This is the first time I designed a RISC processor with a control unit. Unlike other basic application units, we have to consider the clock cycle, states, and different executions happening each time. I first looked at the block diagram to see what we need in this processor, then looked at the ISA to understand what each opcode

instruction means and their operations. I followed the design in the book to help me understand more about each unit's functionality.



The first and most challenging part was designing the controller. Since this was my first time designing a controller for a processor, I drew a state diagram to follow during the design process. However, when the controller was finally designed, it didn't work as I imagined. Understanding how data flows was also hard to visualize. Therefore, I used a monitor in the testbench to check each data in every clock cycle. Finally, after reviewing the simulation results, I understood how data flows in the processor and what signals from the controller need to be sent in each state.


Designing this processor was a great learning opportunity. It helped me understand more about how the control unit works, how different units connect, and, most importantly, how to design a processor from scratch that can be loaded into an FPGA and perform the expected operations.

## Block Diagram:



## **ASM-D Chart:**






## Verilog Code:

```

1 `timescale 1ns / 1ps
2 // Company: UTSA EE5193
3 // Engineer: Chao-Jia Liu (Peter)
4
5
6
7 module MUX2to1_8b(PC_addr, D_addr, D_addr_sel, addr);
8     parameter word_size = 8;
9     input [word_size-1:0] PC_addr, D_addr;
10    input D_addr_sel;
11    output reg [word_size-1:0] addr;
12    always@(*) begin
13        if(D_addr_sel == 0) addr <= PC_addr;
14        else if (D_addr_sel == 1) addr <= D_addr;
15    end
16 endmodule
17
18 module MUX3to1_16b(data_0, data_1, data_2, sel, mux_out);
19     parameter word_size = 16;
20     parameter select_size = 2;
21     input [word_size-1:0] data_0, data_1, data_2;
22     input [select_size-1:0] sel;
23     output reg [word_size-1:0] mux_out;
24
25     always@(*) begin
26         case(sel)
27             2'b00: mux_out <= data_0;
28             2'b01: mux_out <= data_1;
29             2'b10: mux_out <= data_2;
30             2'b11: mux_out <= 16'bX;
31         endcase
32     end
33 endmodule
34

```

Block Diagram



```

35 module RegisterUnit(data_out, data_in, wr, rp_rd, rq_rd, wr_addr_sel, rp_addr_sel, rq_addr_sel, clk, rst);
36 parameter word_size = 16;
37 parameter address_size = 4;
38 output reg [word_size-1:0] data_out;
39 input [word_size-1:0] data_in;
40 input wr_addr_sel, rp_addr_sel, rq_addr_sel;
41 input wr, rp_rd, rq_rd, clk, rst;
42 reg [word_size-1:0] data_inner;
43
44 always @(posedge clk or posedge rst) begin
45     if (rst == 1) begin
46         data_inner <= 0;
47         data_out <= 0;
48     end else if (wr && wr_addr_sel) begin
49         data_inner <= data_in;
50     end
51 end
52
53 always @(*) begin
54     if (rp_rd && rp_addr_sel) begin
55         data_out <= data_inner;
56     end else if (rq_rd && rq_addr_sel) begin
57         data_out <= data_inner;
58     end else begin
59         data_out <= data_out;
60     end
61 end
62 endmodule
63

```


→ Being used in the 16X16 Register File

```

64 module decoder1to16(address_out, address_in);
65     input [3:0] address_in;
66     output reg [15:0] address_out;
67
68 always@(*) begin
69     case(address_in)
70         4'b0000: address_out <= 16'b00000000000000000000000000000001;
71         4'b0001: address_out <= 16'b00000000000000000000000000000010;
72         4'b0010: address_out <= 16'b00000000000000000000000000000100;
73         4'b0011: address_out <= 16'b00000000000000000000000000001000;
74         4'b0100: address_out <= 16'b00000000000000000000000001000000;
75         4'b0101: address_out <= 16'b00000000000000000000000010000000;
76         4'b0110: address_out <= 16'b00000000001000000000000000000000;
77         4'b0111: address_out <= 16'b00000000001000000000000000000000;
78         4'b1000: address_out <= 16'b00000000100000000000000000000000;
79         4'b1001: address_out <= 16'b00000000100000000000000000000000;
80         4'b1010: address_out <= 16'b00000000100000000000000000000000;
81         4'b1011: address_out <= 16'b00000000100000000000000000000000;
82         4'b1100: address_out <= 16'b00001000000000000000000000000000;
83         4'b1101: address_out <= 16'b00010000000000000000000000000000;
84         4'b1110: address_out <= 16'b01000000000000000000000000000000;
85     endcase
86 end
87 endmodule
88

```

Block Diagram



## Being used in the 16X16 Register File

```

89 module selectorIfTo2(rfout, rfout, r2out, r3out, r4out, r5out, r6out, r7out, r8out, r9out,
90   r10out, r11out, r12out, r13out, r14out, r15out, Rp_select, Rq_select, Rp_data, Rq_data);
91 parameter word_size = 16;
92 parameter address = 4;
93 input [word_size-1:0] Rf_out, Rf_out, R2_out, R3_out, R4_out, R5_out, R6_out, R7_out, R8_out, R9_out,
94   R10_out, R11_out, R12_out, R13_out, R14_out, R15_out;
95 input [address-1:0] Rp_select, Rq_select;
96 output reg [word_size-1:0] Rp_data, Rq_data;
97 always@(*) begin
98   case (Rp_select)
99     4'b0000: Rp_data <= r0out;
100    4'b0001: Rp_data <= r1out;
101    4'b0010: Rp_data <= r2out;
102    4'b0011: Rp_data <= r3out;
103    4'b0100: Rp_data <= r4out;
104    4'b0101: Rp_data <= r5out;
105    4'b0110: Rp_data <= r6out;
106    4'b1111: Rp_data <= r7out;
107    4'b1000: Rp_data <= r8out;
108    4'b1001: Rp_data <= r9out;
109    4'b1010: Rp_data <= r10out;
110    4'b1011: Rp_data <= r11out;
111    4'b1100: Rp_data <= r12out;
112    4'b1101: Rp_data <= r13out;
113    4'b1110: Rp_data <= r14out;
114    4'b1111: Rp_data <= r15out;
115 endcase
116 end

```

```

117 always@(*) begin
118   case (Rq_select)
119     4'b0000: Rq_data <= r0out;
120     4'b0001: Rq_data <= r1out;
121     4'b0010: Rq_data <= r2out;
122     4'b0011: Rq_data <= r3out;
123     4'b0100: Rq_data <= r4out;
124     4'b0101: Rq_data <= r5out;
125     4'b0110: Rq_data <= r6out;
126     4'b1111: Rq_data <= r7out;
127     4'b1000: Rq_data <= r8out;
128     4'b1001: Rq_data <= r9out;
129     4'b1010: Rq_data <= r10out;
130     4'b1011: Rq_data <= r11out;
131     4'b1100: Rq_data <= r12out;
132     4'b1101: Rq_data <= r13out;
133     4'b1110: Rq_data <= r14out;
134     4'b1111: Rq_data <= r15out;
135 endcase
136 end
137 endmodule

```

```


139 module RegisterFile16x16(Rp_data, Rq_data, W_data, W_addr, W_wr, Rp_addr, Rp_rd, Rq_addr, Rq_rd, clk, rst);
140   parameter word_size = 16;
141   parameter address = 4;
142   output wire [word_size-1:0] Rp_data, Rq_data;
143   input [word_size-1:0] W_data;
144   input [address-1:0] W_addr, Rp_addr, Rq_addr;
145   input W_wr, Rp_rd, Rq_rd, clk, rst;
146   wire [word_size-1:0] data_out0, data_out1, data_out2, data_out3, data_out4, data_out5,
147     data_out6, data_out7, data_out8, data_out9, data_out10, data_out11,
148     data_out12, data_out13, data_out14, data_out15;
149   wire [word_size-1:0] write_address_select, rp_address_select, rq_address_select;
150   reg [15:0] Inner_Register; // keep the data in case, simulation verification purpose
151
152 always@(W_data) begin
153   Inner_Register <= W_data;
154 end

```

```

155 decoder1to16_Write_address_decoder(.address_out(write_address_select), .address_in(W_addr));
156 decoder1to16_Rp_address_decoder(.address_out(rp_address_select), .address_in(Rp_addr));
157 decoder1to16_Rq_address_decoder(.address_out(rq_address_select), .address_in(Rq_addr));
158 RegisterInit R0(.data_out(data_out0), .data_in(W_data), .wr(W_wr), .rp_rd(Rp_rd), .rq_rd(Rq_rd), .wr_addr_sel(write_address_select[0]), .rp_addr_sel(rp_address_select[0]), .rq_addr_sel(rq_address_select[0]), .clk(clk), .rst(rst));
159 RegisterInit R1(.data_out(data_out1), .data_in(W_data), .wr(W_wr), .rp_rd(Rp_rd), .rq_rd(Rq_rd), .wr_addr_sel(write_address_select[1]), .rp_addr_sel(rp_address_select[1]), .rq_addr_sel(rq_address_select[1]), .clk(clk), .rst(rst));
160 RegisterInit R2(.data_out(data_out2), .data_in(W_data), .wr(W_wr), .rp_rd(Rp_rd), .rq_rd(Rq_rd), .wr_addr_sel(write_address_select[2]), .rp_addr_sel(rp_address_select[2]), .rq_addr_sel(rq_address_select[2]), .clk(clk), .rst(rst));
161 RegisterInit R3(.data_out(data_out3), .data_in(W_data), .wr(W_wr), .rp_rd(Rp_rd), .rq_rd(Rq_rd), .wr_addr_sel(write_address_select[3]), .rp_addr_sel(rp_address_select[3]), .rq_addr_sel(rq_address_select[3]), .clk(clk), .rst(rst));
162 RegisterInit R4(.data_out(data_out4), .data_in(W_data), .wr(W_wr), .rp_rd(Rp_rd), .rq_rd(Rq_rd), .wr_addr_sel(write_address_select[4]), .rp_addr_sel(rp_address_select[4]), .rq_addr_sel(rq_address_select[4]), .clk(clk), .rst(rst));
163 RegisterInit R5(.data_out(data_out5), .data_in(W_data), .wr(W_wr), .rp_rd(Rp_rd), .rq_rd(Rq_rd), .wr_addr_sel(write_address_select[5]), .rp_addr_sel(rp_address_select[5]), .rq_addr_sel(rq_address_select[5]), .clk(clk), .rst(rst));
164 RegisterInit R6(.data_out(data_out6), .data_in(W_data), .wr(W_wr), .rp_rd(Rp_rd), .rq_rd(Rq_rd), .wr_addr_sel(write_address_select[6]), .rp_addr_sel(rp_address_select[6]), .rq_addr_sel(rq_address_select[6]), .clk(clk), .rst(rst));
165 RegisterInit R7(.data_out(data_out7), .data_in(W_data), .wr(W_wr), .rp_rd(Rp_rd), .rq_rd(Rq_rd), .wr_addr_sel(write_address_select[7]), .rp_addr_sel(rp_address_select[7]), .rq_addr_sel(rq_address_select[7]), .clk(clk), .rst(rst));
166 RegisterInit R8(.data_out(data_out8), .data_in(W_data), .wr(W_wr), .rp_rd(Rp_rd), .rq_rd(Rq_rd), .wr_addr_sel(write_address_select[8]), .rp_addr_sel(rp_address_select[8]), .rq_addr_sel(rq_address_select[8]), .clk(clk), .rst(rst));
167 RegisterInit R9(.data_out(data_out9), .data_in(W_data), .wr(W_wr), .rp_rd(Rp_rd), .rq_rd(Rq_rd), .wr_addr_sel(write_address_select[9]), .rp_addr_sel(rp_address_select[9]), .rq_addr_sel(rq_address_select[9]), .clk(clk), .rst(rst));
168 RegisterInit R10(.data_out(data_out10), .data_in(W_data), .wr(W_wr), .rp_rd(Rp_rd), .rq_rd(Rq_rd), .wr_addr_sel(write_address_select[10]), .rp_addr_sel(rp_address_select[10]), .rq_addr_sel(rq_address_select[10]), .clk(clk), .rst(rst));
169 RegisterInit R11(.data_out(data_out11), .data_in(W_data), .wr(W_wr), .rp_rd(Rp_rd), .rq_rd(Rq_rd), .wr_addr_sel(write_address_select[11]), .rp_addr_sel(rp_address_select[11]), .rq_addr_sel(rq_address_select[11]), .clk(clk), .rst(rst));
170 RegisterInit R12(.data_out(data_out12), .data_in(W_data), .wr(W_wr), .rp_rd(Rp_rd), .rq_rd(Rq_rd), .wr_addr_sel(write_address_select[12]), .rp_addr_sel(rp_address_select[12]), .rq_addr_sel(rq_address_select[12]), .clk(clk), .rst(rst));
171 RegisterInit R13(.data_out(data_out13), .data_in(W_data), .wr(W_wr), .rp_rd(Rp_rd), .rq_rd(Rq_rd), .wr_addr_sel(write_address_select[13]), .rp_addr_sel(rp_address_select[13]), .rq_addr_sel(rq_address_select[13]), .clk(clk), .rst(rst));
172 RegisterInit R14(.data_out(data_out14), .data_in(W_data), .wr(W_wr), .rp_rd(Rp_rd), .rq_rd(Rq_rd), .wr_addr_sel(write_address_select[14]), .rp_addr_sel(rp_address_select[14]), .rq_addr_sel(rq_address_select[14]), .clk(clk), .rst(rst));
173 RegisterInit R15(.data_out(data_out15), .data_in(W_data), .wr(W_wr), .rp_rd(Rp_rd), .rq_rd(Rq_rd), .wr_addr_sel(write_address_select[15]), .rp_addr_sel(rp_address_select[15]), .rq_addr_sel(rq_address_select[15]), .clk(clk), .rst(rst));
174 selector1to2_memory_output_selector(.Oout(data_out0), .I0out(data_out1), .I2out(data_out2), .I3out(data_out3), .I4out(data_out4),
175   .I5out(data_out5), .I6out(data_out6), .I7out(data_out7), .I8out(data_out8), .I9out(data_out9),
176   .I10out(data_out10), .I11out(data_out11), .I12out(data_out12), .I13out(data_out13), .I14out(data_out14),
177   .I15out(data_out15), .Rp_select(Rp_addr), .Rq_select(Rq_addr), .Rp_data(Rp_data), .Rq_data(Rq_data));
178 endmodule

```




```

181 module ALU(A, B, sel, alu_out);
182     parameter word_size = 16;
183     parameter op_size = 4;
184     //operation code definition:
185     parameter ADD = 4'b0000;
186     parameter SUB = 4'b0001;
187     parameter AND = 4'b0010;
188     parameter OR = 4'b0011;
189     parameter XOR = 4'b0100;
190     parameter NOT = 4'b0101;
191     parameter SLA = 4'b0110;
192     parameter SRA = 4'b0111;
193     input [word_size-1:0] A, B;
194     input [op_size-2:0] sel;
195     output reg [word_size-1:0] alu_out;
196
197     always@(*) begin
198         case(sel)
199             ADD: alu_out <= A + B;
200             SUB: alu_out <= A - B;
201             AND: alu_out <= A & B;
202             OR : alu_out <= A | B;
203             XOR: alu_out <= A ^ B;
204             NOT: alu_out <= ~A;
205             SLA: alu_out <= A << 1;
206             SRA: alu_out <= A >> 1;
207             default alu_out <= 0;
208         endcase
209     end
210 endmodule
211

```

Block Diagram



```

212 module D_memory(R_data, W_data, addr, clk, rd, wr);
213     parameter address_size = 8;
214     parameter word_size = 16;
215     parameter memory_size = 256;
216     output reg [word_size-1:0] R_data;
217     input [word_size-1:0] W_data;
218     input [address_size-1:0] addr;
219     input clk, rd, wr;
220     reg [word_size-1:0] memory [memory_size-1:0];
221
222     // Initialize memory with specific values at specific addresses
223     initial begin
224         memory[0] = 16'b1001010111001001;
225         memory[1] = 16'b1001011011001010;
226         memory[2] = 16'b0000011101010110;
227         memory[3] = 16'b1010011111001011;
228         memory[4] = 16'b1000100011111010;
229         memory[5] = 16'b00001010010000101;
230         memory[6] = 16'b1010010011001100;
231         memory[7] = 16'b0111001101110000;
232         memory[8] = 16'b0100001000110100;
233         memory[9] = 16'b1010001011001101;
234         memory[201] = 16'h1111; // Initial value for location 201
235         memory[202] = 16'h2222; // Initial value for location 202
236     end
237
238     Initial Value
239
240     always @ (posedge clk) begin
241         if (wr) begin
242             memory[addr] <= W_data;
243         end
244     end
245
246     always @ (*) begin
247         R_data = memory[addr];
248     end
249
250 endmodule

```

```


248 module Datapath(M_data_in, RF_RP_zero, data_JR, M_data_out, RF_W_data, mux_sel, W_addr, W_wr, Rp_addr, Rp_rd, Rq_addr, Rq_rd, alu_sel, clk, rst);
249     parameter word_size = 8;
250     parameter word_size2 = 16;
251     parameter mux_select_size = 2;
252     parameter op_size = 4;
253     parameter address = 4;
254     output RF_RP_zero;
255     output [word_size2-1:0] M_data_in;
256     output [word_size1-1:0] data_JR;
257     input [word_size2-1:0] RF_W_data;
258     input [word_size2-1:0] M_data_out;
259     wire [word_size2-1:0] alutomux31;
260     input [mux_select_size-1:0] mux_sel;
261     wire [word_size2-1:0] muxtoRF;
262     input [address-1:0] W_addr, Rp_addr, Rq_addr;
263     wire [word_size2-1:0] Rp_RFtoalu, Rq_RFtoalu;
264     input W_wr, Rp_rd, Rq_rd, clk, rst;
265     input [op_size-2:0] alu_sel;
266
267     MUX3to1_16b M1(.data_0(alutomux31), .data_1(M_data_out), .data_2(RF_W_data), .sel(mux_sel), .mux_out(muxtoRF));
268     RegisterFile16x16 R1(.Rp_data(Rp_RFtoalu), .Rq_data(Rq_RFtoalu), .W_data(muxtoRF), .W_addr(W_addr), .W_wr(W_wr),
269         .Rp_addr(Rp_addr), .Rp_rd(Rp_rd), .Rq_addr(Rq_addr), .Rq_rd(Rq_rd), .clk(clk), .rst(rst));
270     assign M_data_in = Rp_RFtoalu;
271
272     assign data_JR = Rp_RFtoalu[7:0];
273
274     assign RF_RP_zero = ~Rp_RFtoalu; //reduced OR (unary OR) operation for comparison
275
276     ALU alu1(.A(Rp_RFtoalu), .B(Rq_RFtoalu), .sel(alu_sel), .alu_out(alutomux31));
277 endmodule

```

```

279 module Controller(IR_out, RF_RP_zero, PC_Id, PC_clr, PC_inc,
280     D_addr_sel, D_addr, IR_Id, mux_sel, D_rd, D_wr,
281     RF_W_data_sel, RF_W_addr, W_wr, RF_Rp_addr, Rp_rd,
282     RF_Rq_addr, Rq_rd, RF_rst, alu_sel, clk, rst);
283     parameter Instruction_size = 16;
284     parameter S_initial = 0, S_fetch = 1, S_decode = 2;
285     parameter S_executeALU = 3, S_after_execution = 4;
286     parameter S_executeBIZ = 5, S_executeBWZ = 6, S_executeJAL = 7, S_afterJR = 8, S_stay = 9;
287     parameter ADD = 0, SUB = 1, AND = 2, OR = 3;
288     parameter XOR = 4, NOT = 5, SLA = 6, SRA = 7;
289     parameter LI = 8, LW = 9, SW = 10, BIZ = 11;
290     parameter BWZ = 12, JAL = 13, JMP = 14, JR = 15;
291     input [Instruction_size-1:0] IR_out;
292     input RF_RP_zero;
293     output reg PC_Id, PC_clr, PC_inc, D_addr_sel;
294     output reg [7:0] D_addr;
295     output reg IR_Id;
296     output reg [1:0] mux_sel;
297     output reg D_rd, D_wr, RF_W_data_sel;
298     output reg [3:0] RF_W_addr, RF_Rp_addr, RF_Rq_addr;
299     output reg W_wr, Rp_rd, Rq_rd, RF_rst;
300     output reg [2:0] alu_sel;
301     input clk, rst;
302     reg [3:0] state, next_state;
303     reg err_flag; // debug simulation
304     wire [Instruction_size-1:0] IR_out;
305     wire [4:0] opcode = IR_out[15:12];
306     wire [4:0] Rd = IR_out[11:8];
307     wire [4:0] Rp = IR_out[7:4];
308     wire [4:0] Rq = IR_out[3:0];
309     wire [7:0] Immediate = IR_out[7:0];
310     wire [2:0] aluselect = IR_out[14:12];

```



```

312    always@(posedge clk or posedge rst)begin: State_transitions
313        if(rst == 1) state <= S_initial; else state <= next_state;
314    end
315
316    always@(*state or opcode or RF_W_addr or RF_Rp_addr or RF_Rq_addr or RF_Rp_zero)begin
317        PC_Id = 0; PC_clr = 0; PC_inc = 0; D_addr_sel = 0;
318        D_addr = 8'b00000000; IR_Id = 0; mux_sel = 2'b00;
319        D_rd = 0; D_wr = 0; RF_W_data_sel = 0;
320        RF_W_addr = Rq; RF_Rp_addr = Rp; RF_Rq_addr = Rq;
321        W_wr = 0; Rp_rd = 0; Rq_rd = 0; RF_rst = 0;
322        alu_sel = 3'b000;
323        err_flag = 0;
324        next_state = state;
325
326        case (state)
327            S_initial: begin
328                next_state = S_fetch;
329                PC_clr = 1; // PC_addr = 8'b00000000
330                PC_Id = 0;
331                PC_inc = 0;
332                IR_Id = 0;
333                $display("State: S_initial");
334            end
335            S_fetch : begin
336                next_state = S_decode;
337                PC_clr = 0;
338                PC_Id = 0;
339                PC_inc = 1;
340                IR_Id = 1;
341                $display("State: S_fetch");
342            end

```

```

343        S_decode : begin
344            $display("opcode: %b", opcode);
345            case(opcode)
346                ADD, SUB, AND, OR, XOR, NOT, SLA, SRA: begin //ALU
347                    next_state = S_executeALU;
348                    D_rd = 1;
349                    mux_sel = 2'b01;
350                    RF_Rp_addr = Rp;
351                    Rp_rd = 1;
352                    RF_Rq_addr = Rq;
353                    Rq_rd = 1;
354                    $display("ALU operation");
355                end
356                LI : begin //LI
357                    next_state = S_after_execution;
358                    RF_W_data_sel = 0;
359                    mux_sel = 2'b10;
360                    RF_W_addr = Rd;
361                    W_wr = 1;
362                    $display("LI operation");
363                end
364                LW : begin //LW
365                    next_state = S_after_execution;
366                    D_rd = 1;
367                    D_addr_sel = 1;
368                    D_addr = Immediate;
369                    IR_Id = 0;
370                    mux_sel = 2'b01;
371                    RF_W_addr = Rd;
372                    W_wr = 1;
373                    $display("LW operation");
374                end

```

```

375        SW : begin //SW
376            next_state = S_after_execution;
377            RF_Rp_addr = Rd;
378            Rp_rd = 1;
379            D_rd = 0;
380            D_wr = 1;
381            D_addr = Immediate;
382            D_addr_sel = 1;
383            $display("SW operation");
384        end
385        BIZ: begin //BIZ
386            next_state = S_executeBIZ;
387            RF_Rp_addr = Rd;
388            Rp_rd = 1;
389            $display("BIZ operation");
390        end
391        BNZ: begin //BNZ
392            next_state = S_executeBNZ;
393            RF_Rp_addr = Rd;
394            Rp_rd = 1;
395            $display("BNZ operation");
396        end
397        JAL: begin //JAL
398            next_state = S_after_execution;
399            RF_W_data_sel = 1;
400            mux_sel = 2'b10;
401            RF_W_addr = Rd;
402            W_wr = 1;
403            PC_Id = 1;
404            PC_inc = 0;
405            $display("JAL operation");
406        end

```

## Controller

```

407      JMP: begin //JMP
408          next_state = S_after_execution;
409          PC_Id = 1;
410          PC_inc = 0;
411          $display("JMP operation");
412      end
413      JR : begin //JR
414          $display("JR operation");
415          D_rd = 1;
416          mux_sel = 2'b01;
417          RF_Rp_addr = Rp;
418          Rp_id = 1;
419          PC_Id = 1;
420          PC_inc = 1;
421      end
422      default:
423          begin next_state = S_stay;
424              $display("Invalid opcode");
425          end
426      endcase //opcode
427      end
428      S_executeALU:begin
429          next_state = S_after_execution;
430          alu_sel = aluselect;
431          mux_sel = 2'b00;
432          RF_W_addr = Rd;
433          W_wr = 1;
434          $display("State: S_afterALU");
435      end
436      S_after_execution:begin
437          next_state = S_fetch;
438          IR_Id = 1;
439          $display("State: S_after Execution");
440      end

```

## Controller

```

441      S_executeBIZ:begin
442          if(RF_Rp_zero == 0)
443          begin
444              next_state = S_fetch;
445              PC_Id = 1;
446              PC_inc = 0;
447          end
448          else begin
449              next_state = S_fetch;
450          end
451          $display("State: S_executeBIZ");
452      end
453      S_executeBNZ:begin
454          if(RF_Rp_zero != 0)
455          begin
456              next_state = S_fetch;
457              PC_Id = 1;
458              PC_inc = 0;
459          end
460          else begin
461              next_state = S_fetch;
462          end
463          $display("State: S_executeBNZ");
464      end
465      S_stay :begin
466          D_rd = 1;
467          $display("State: S_stay");
468      end
469      default: begin next_state = S_initial;
470          $display("State: Default, resetting to S_initial");
471      end
472  endcase
473 end
474 endmodule

```

```

476 module ProgramCounter(PC_addr, data_in, data_JR, PC_ld, PC_inc, PC_clr, clk);
477   parameter word_size = 8;
478   output reg [word_size-1:0] PC_addr;
479   input [word_size-1:0] data_in, data_JR;
480   input PC_ld, PC_inc, PC_clr, clk;
481
482   always@(posedge clk or posedge PC_clr) begin
483     if(PC_clr==1) PC_addr <= 8'b0;
484     else if (PC_ld == 1) PC_addr <= data_in;
485     else if (PC_inc == 1) PC_addr <= PC_addr + 1;
486     else if (PC_ld == 1 && PC_inc == 1) PC_addr <= data_JR;
487   end
488 endmodule
489
490 module InstructionRegister(data_out, data_in, IR_ld, rst, clk);
491   parameter word_size = 16;
492   output reg [word_size-1:0] data_out;
493   input [word_size-1:0] data_in;
494   input IR_ld, rst, clk;
495   always@(posedge clk)
496     if (IR_ld) data_out <= data_in;
497 endmodule
498
499 module Data_in_compute(a, b, out);
500   parameter word_size = 8;
501   input [word_size-1:0] a, b;
502   output [word_size-1:0] out;
503   assign out = a + b - 1;
504 endmodule

```

```


506 module RF_W_data_selector(data_0, data_1, sign_extendBit, RF_W_data_sel, mux_out);
507   parameter in_size = 8;
508   parameter out_size = 16;
509   input [in_size-1:0] data_0, data_1;
510   input RF_W_data_sel, sign_extendBit;
511   output reg [out_size-1:0] mux_out;
512
513   always@(*) begin
514     case(RF_W_data_sel)
515       1'b0:
516         if(sign_extendBit == 0)
517           mux_out = (8'b00000000, data_0);
518         else if(sign_extendBit == 1)
519           mux_out = (8'b11111111, data_0);
520       1'b1: mux_out = (8'b00000000, data_1);
521     endcase
522   end
523 endmodule

```

```

525 module ControlUnit(RF_Rp_zero, D_addr_sel, D_addr, mux_sel, D_rd, D_wr, RF_W_addr, RF_Rp_addr, RF_Rq_addr,
526   W_wr, Rp_rd, Rq_rd, RF_rst, alu_sel, clk, rst, Mem_to_IR, data_JR, PC_addr, mux_out);
527   parameter word_size = 16;
528
529 //Controller
530   input RF_Rp_zero;
531   output D_addr_sel;
532   output [7:0] D_addr;
533   output [1:0] mux_sel;
534   output D_rd, D_wr;
535   output [3:0] RF_W_addr, RF_Rp_addr, RF_Rq_addr;
536   output W_wr, Rp_rd, Rq_rd, RF_rst;
537   output [2:0] alu_sel;
538   input clk, rst;
539
540 //Instruction Register
541   input [word_size-1:0] Mem_to_IR;
542
543 //Program Counter
544   input [7:0] data_JR;
545   output [7:0] PC_addr;
546
547 //RF_W_data_selector
548   output [word_size-1:0] mux_out;
549
550 //Controller inner wire
551   wire PC_ld, PC_clr, PC_inc, IR_ld, RF_W_data_sel;
552
553 //Instruction Register inner wire
554   wire [word_size-1:0] IR_data_out;
555
556 //Program Counter wire
557   wire [7:0] data_in;
558
559
560 Controller ctrl1(.IR_out(IR_data_out), .RF_Rp_zero(RF_Rp_zero), .PC_ld(PC_ld), .PC_clr(PC_clr), .PC_inc(PC_inc),
561   .D_addr_sel(D_addr_sel), .D_addr(D_addr), .IR_ld(IR_ld), .mux_sel(mux_sel), .D_rd(D_rd), .D_wr(D_wr),
562   .RF_W_data_sel(RF_W_data_sel), .RF_W_addr(RF_W_addr), .W_wr(W_wr), .RF_Rp_addr(RF_Rp_addr), .Rp_rd(Rp_rd),
563   .RF_Rq_addr(RF_Rq_addr), .Rq_rd(Rq_rd), .RF_rst(RF_rst), .alu_sel(alu_sel), .clk(clk), .rst(rst));
564
565 ProgramCounter PC1(.PC_addr(PC_addr), .data_in(data_in), .data_JR(data_JR), .PC_ld(PC_ld), .PC_inc(PC_inc), .PC_clr(rst), .clk(clk));
566 InstructionRegister IRI(.data_out(IR_data_out), .data_in(Mem_to_IR), .IR_ld(IR_ld), .rst(PC_clr), .clk(clk));
567 Data_in_compute Compute1(.a(PC_addr), .b(IR_data_out[7:0]), .out(data_in));
568 RF_W_data_selector sel1(.data_0(IR_data_out[7:0]), .data_1(PC_addr), .sign_extendBit(IR_data_out[7]), .RF_W_data_sel(RF_W_data_sel), .mux_out(mux_out));
569
570 endmodule

```



```

562 module RISC(clk, rst);
563     parameter instruction_size = 16;
564     parameter address_size = 8;
565     parameter register_address_size = 4;
566     input clk, rst;
567     //wire
568     //Datapath to Control Unit
569     wire RF_Rp_zero;
570     wire [address_size-1:0] data_JR;
571     //Datapath to Memory
572     wire [instruction_size-1:0] Datapath_to_Mem;
573     //Memory to Control Unit
574     wire [instruction_size-1:0] Memory_out;
575     //Control Unit to MUX2X1
576     wire D_addr_sel;
577     wire [address_size-1:0] PC_addr, D_addr;
578     //Control Unit to D_Memory
579     wire D_rd, D_wr;
580     //Control Unit to Datapath
581     wire [1:0] mux_sel;
582     wire [register_address_size-1:0] RF_W_addr, RF_Rp_addr, RF_Rq_addr;
583     wire W_wr, Rp_rd, Rq_rd;
584     wire [2:0] alu_sel;
585     wire [instruction_size-1:0] mux_out;
586     //MUX2X1 to D_Memory
587     wire [address_size-1:0] addr;
588     ControlUnit ctrl1(.RF_Rp_zero(RF_Rp_zero), .D_addr_sel(D_addr_sel), .D_addr(D_addr), .mux_sel(mux_sel), .D_rd(D_rd), .D_wr(D_wr),
589     .RF_W_addr(RF_W_addr), .RF_Rp_addr(RF_Rp_addr), .RF_Rq_addr(RF_Rq_addr), .W_wr(W_wr), .Rp_rd(Rp_rd), .Rq_rd(Rq_rd),
590     .RF_rst(RF_rst), .alu_sel(alu_sel), .clk(clk), .rst(rst), .Mem_to_LR(Memory_out), .data_JR(data_JR), .PC_addr(PC_addr),
591     .mux_out(mux_out));
592     Datapath datapath1(.M_data_in(Datapath_to_Mem), .RF_RP_zero(RF_Rp_zero), .data_JR(data_JR), .M_data_out(Memory_out), .RF_W_data(mux_out),
593     .mux_sel(mux_sel), .W_addr(RF_W_addr), .W_wr(W_wr), .Rp_addr(RF_Rp_addr), .Rp_rd(Rp_rd), .Rq_addr(RF_Rq_addr), .Rq_rd(Rq_rd),
594     .alu_sel(alu_sel), .clk(clk), .rst(RF_rst));
595     D_memory dmem1(.R_data(Memory_out), .W_data(Datapath_to_Mem), .addr(addr), .clk(clk), .rd(D_rd), .wr(D_wr));
596     MUX2to1_8b mux1(.PC_addr(PC_addr), .D_addr(D_addr), .D_addr_sel(D_addr_sel), .addr(addr));
597 endmodule

```

## RISC Processor module

Design Sources (1)

- RISC (RISC.v) (4)**
  - ctrl1 : ControlUnit (ControlUnit.v) (5)
    - ctrl1 : Controller (Controller.v)
    - PC1 : ProgramCounter (ProgramCounter.v)
    - IR1 : InstructionRegister (InstructionRegister.v)
    - Compute1 : Data\_in\_compute (Data\_in\_compute.v)
    - sel1 : RF\_W\_data\_selector (RF\_W\_data\_selector.v)
  - datapath1 : Datapath (Datapath.v) (3)
    - M1 : MUX3to1\_16b (MUX3to1\_16b.v)
    - R1 : RegisterFile16x16 (RegisterFile16x16.v) (20)
      - Write\_address\_decoder : decoder1to16 (RegisterFile16x16.v)
      - Rp\_address\_decoder : decoder1to16 (RegisterFile16x16.v)
      - Rq\_address\_decoder : decoder1to16 (RegisterFile16x16.v)
      - R0 : RegisterUnit (RegisterUnit.v)
      - R1 : RegisterUnit (RegisterUnit.v)
      - R2 : RegisterUnit (RegisterUnit.v)
      - R3 : RegisterUnit (RegisterUnit.v)
      - R4 : RegisterUnit (RegisterUnit.v)
      - R5 : RegisterUnit (RegisterUnit.v)
      - R6 : RegisterUnit (RegisterUnit.v)
      - R7 : RegisterUnit (RegisterUnit.v)
      - R8 : RegisterUnit (RegisterUnit.v)
      - R9 : RegisterUnit (RegisterUnit.v)
      - R10 : RegisterUnit (RegisterUnit.v)
      - R11 : RegisterUnit (RegisterUnit.v)
      - R12 : RegisterUnit (RegisterUnit.v)
      - R13 : RegisterUnit (RegisterUnit.v)
      - R14 : RegisterUnit (RegisterUnit.v)
      - R15 : RegisterUnit (RegisterUnit.v)
      - memory\_output\_selector : selector16to2 (RegisterFile16x16.v)
    - alu1 : ALU (ALU.v)
    - dmem1 : D\_memory (D\_memory.v)
    - mux1 : MUX2to1\_8b (MUX2to1\_8b.v)

- datapath1 : Datapath (Datapath.v) (3)
  - M1 : MUX3to1\_16b (MUX3to1\_16b.v)
- R1 : RegisterFile16x16 (RegisterFile16x16.v) (20)
  - Write\_address\_decoder : decoder1to16 (RegisterFile16x16.v)
  - Rp\_address\_decoder : decoder1to16 (RegisterFile16x16.v)
  - Rq\_address\_decoder : decoder1to16 (RegisterFile16x16.v)
  - R0 : RegisterUnit (RegisterUnit.v)
  - R1 : RegisterUnit (RegisterUnit.v)
  - R2 : RegisterUnit (RegisterUnit.v)
  - R3 : RegisterUnit (RegisterUnit.v)
  - R4 : RegisterUnit (RegisterUnit.v)
  - R5 : RegisterUnit (RegisterUnit.v)
  - R6 : RegisterUnit (RegisterUnit.v)
  - R7 : RegisterUnit (RegisterUnit.v)
  - R8 : RegisterUnit (RegisterUnit.v)
  - R9 : RegisterUnit (RegisterUnit.v)
  - R10 : RegisterUnit (RegisterUnit.v)
  - R11 : RegisterUnit (RegisterUnit.v)
  - R12 : RegisterUnit (RegisterUnit.v)
  - R13 : RegisterUnit (RegisterUnit.v)
  - R14 : RegisterUnit (RegisterUnit.v)
  - R15 : RegisterUnit (RegisterUnit.v)
  - memory\_output\_selector : selector16to2 (RegisterFile16x16.v)
- alu1 : ALU (ALU.v)

## Module List

```

599 module bin2bcd( // binary to decimal using double dabble algorithm
600     input [15:0] bin,
601     output reg [19:0] bcd
602 );
603
604     integer i;
605
606     always @(bin) begin
607         bcd = 20'b0;
608
609         for (i = 0; i < 16; i = i + 1) begin
610             // Add 3 to each BCD digit if it is greater than or equal to 5 (Double Dabble algorithm)
611             // compare and add the BCD value
612             if (bcd[3:0] >= 5) bcd[3:0] = bcd[3:0] + 3;
613             if (bcd[7:4] >= 5) bcd[7:4] = bcd[7:4] + 3;
614             if (bcd[11:8] >= 5) bcd[11:8] = bcd[11:8] + 3;
615             if (bcd[15:12] >= 5) bcd[15:12] = bcd[15:12] + 3;
616             if (bcd[19:16] >= 5) bcd[19:16] = bcd[19:16] + 3;
617
618             // Shift the current BCD value left by one bit
619             bcd = {bcd[18:0], bin[15 - i]};
620         end
621     end
622 endmodule

```

## Binary to Decimal Translator

```

623 module sevensegment1to8( // seven segment display for one LED segment
624     input [3:0] in,
625     output reg [7:0] seg
626 );
627 begin
628     always@(in) begin
629         case (in)
630             4'd0: seg = 8'b11000000; //0
631             4'd1: seg = 8'b11111001; //1
632             4'd2: seg = 8'b10100100; //2
633             4'd3: seg = 8'b10110000; //3
634             4'd4: seg = 8'b10011001; //4
635             4'd5: seg = 8'b10000010; //5
636             4'd6: seg = 8'b10000000; //6
637             4'd7: seg = 8'b11111000; //7
638             4'd8: seg = 8'b10000000; //8
639             4'd9: seg = 8'b10010000; //9
640             default seg = 8'b11111111; //turn off the LED
641     end
642 endmodule

```

## Seven Segment Value Controller

```

644 module finalproject_sevensegment(
645     input clk_i,
646     input [15:0] SW,
647     output [15:0] LED,
648     output reg [7:0] disp_an_o,
649     output reg [7:0] disp_seg_o
650 );
651
652 RISC risc1(.clk(clk_i), .rst(SW[0]));
653
654 assign LED = SW;
655
656 reg [32:0] counter_for_mem;
657 reg [2:0] select_for_mem;
658 reg [15:0] select_for_mem_value;
659
660 begin
661     if (counter_for_mem != 100000000) begin
662         counter_for_mem <= counter_for_mem + 1;
663     end
664     else begin
665         counter_for_mem <= 0;
666         select_for_mem <= (select_for_mem < 4)? select_for_mem+1:0; //loop through 0 to 4
667     end
668 end
669
670 always @(*) begin
671     //use case statement
672     case (select_for_mem)
673         3'd0: begin
674             select_for_mem_value <= risc1.dmem1.memory[201];
675         end
676         3'd1: begin
677             select_for_mem_value <= risc1.dmem1.memory[202];
678         end

```

## Top Module

```

679     3'd2: begin
680         select_for_mem_value <= risc1.dmem1.memory[203];
681     end
682     3'd3: begin
683         select_for_mem_value <= risc1.dmem1.memory[204];
684     end
685     3'd4: begin
686         select_for_mem_value <= risc1.dmem1.memory[205];
687     end
688 endcase
689 end
690
691 // BCD
692 wire [19:0] bcd;
693 bin2bcd wut(
694     .bin(select_for_mem_value),
695     .bcd(bcd)
696 );
697
698 // store the value for each LED Segment
699 // 5 segment LED will displayed so 5 wire and each are 8-bit
700 wire [7:0] seg0;
701 wire [7:0] seg1;
702 wire [7:0] seg2;
703 wire [7:0] seg3;
704 wire [7:0] seg4;
705
706 //get the values for each segment (calling 5 times)
707 //For seg 0
708 sevensegment1to8 LED0(
709     .in(bcd[3:0]),
710     .seg(seg0)
711 );
712 //For seg 1
713 sevensegment1to8 LED1(
714     .in(bcd[7:4]),
715     .seg(seg1)
716 );

```

```

715 //For seg 2
716 sevensegment1to8 LED2(
717     .in(bcd[11:8]),
718     .seg(seg2)
719 );
720 //For seg 3
721 sevensegment1to8 LED3(
722     .in(bcd[15:12]),
723     .seg(seg3)
724 );
725 //For seg 4
726 sevensegment1to8 LED4(
727     .in(bcd[19:16]),
728     .seg(seg4)
729 );
730
731 //make a 1KHz clock input so the human eyes can not see it switching
732 reg [16:0] counter; // 17-bit counter to divide 100MHz Clock into 1KHz
733 reg [2:0] select; // Selector for the mux (3 bits because only need 5)
734 always @(posedge clk_i) begin
735     if (counter != 50000) begin
736         counter <= counter + 1;
737     end
738     else begin
739         counter <= 0;
740         select <= (select < 4)? select+1:0; //loop through 0 to 4
741     end
742 end
743
744 always @(*) begin
745     // use case statement
746     case (select)
747         3'd0: begin
748             disp_an_o <= 8'b11111110; //display the AN0
749             disp_seg_o <= seg0;
750         end

```

## Top Module

```

751     3'd1: begin
752         disp_an_o <= 8'b11111101; //display the AN1
753         disp_seg_o <= seg1;
754     end
755     3'd2: begin
756         disp_an_o <= 8'b11111011; //display the AN2
757         disp_seg_o <= seg2;
758     end
759     3'd3: begin
760         disp_an_o <= 8'b11110111; //display the AN3
761         disp_seg_o <= seg3;
762     end
763     3'd4: begin
764         disp_an_o <= 8'b11101111; //display the AN4
765         disp_seg_o <= seg4;
766     end
767     default: begin
768         disp_an_o <= 8'b11111111; //all display not used
769     end
770 endcase
771 end
772 endmodule

```

## Testbench and Simulation for RISC processor: Result Verification is at the Top Module Part

```

module RISC_tb;
parameter instruction_size = 16;
parameter address_size = 8;
parameter register_address_size = 4;

reg clk;
reg rst;
reg [instruction_size-1:0] Istruc_in;

RISC riscl (.clk(clk), .rst(rst));

always #10 clk = ~clk;

initial begin
    $monitor("time = %g, clk = %b, PC_addr = %h, IR_out: %h, Memory_out: %h, Register2 inner value: %h, Register3 inner value: %h, Register4 inner value: %h, Register5 inner value: %h, Register6 inner value: %h, Register7 inner value: %h, Mem_in:%h",
        $time, clk, riscl.ctrl1.PC_addr, riscl.ctrl1.IR1.data_out, riscl.datapath1.M1.mux_out, riscl.datapath1.R1.R2.data_inner, riscl.datapath1.R1.R3.data_inner, riscl.datapath1.R1.R4.data_inner, riscl.datapath1.R1.R5.data_inner,
        riscl.datapath1.R1.R6.data_inner, riscl.datapath1.R1.R7.data_inner, riscl.datapath1.M_data_in);

    clk = 0; rst = 1;
    #20; rst = 0;
    #900;
    $display("Value at memory location 203: %h", riscl.dmem1.memory[203]);
    $display("Value at memory location 204: %h", riscl.dmem1.memory[204]);
    $display("Value at memory location 205: %h", riscl.dmem1.memory[205]);
    #20;
    $finish;
end
endmodule

```

**Mistype!!! This should be MUX\_out (3 to 1 MUX)**

↓

```

# run 1000ns
State: Default, resetting to S_initial
State: S_initial
time = 0, clk = 0, PC_addr = xx, IR_out: 95d9, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: xxxx, Register6 inner value: xxxx, Register7 inner value: xxxx, Mem_in:xxxx
time = 10, clk = 1, PC_addr = 00, IR_out: xxxx, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: xxxx, Register6 inner value: xxxx, Register7 inner value: xxxx, Mem_in:xxxx
time = 20, clk = 0, PC_addr = 00, IR_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: xxxx, Register6 inner value: xxxx, Register7 inner value: xxxx, Mem_in:xxxx
State: S_fetch
State: S_fetch
time = 30, clk = 1, PC_addr = 00, IR_out: 95d9, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: xxxx, Register6 inner value: xxxx, Register7 inner value: xxxx, Mem_in:xxxx
time = 40, clk = 0, PC_addr = 00, IR_out: 95d9, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: xxxx, Register6 inner value: xxxx, Register7 inner value: xxxx, Mem_in:xxxx
opcode: 01001
lw operation Decode
time = 50, clk = 1, PC_addr = 01, IR_out: 95c9, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: xxxx, Register6 inner value: xxxx, Register7 inner value: xxxx, Mem_in:xxxx
time = 60, clk = 0, PC_addr = 01, IR_out: 95c9, Memory_out: 1111, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: xxxx, Register6 inner value: xxxx, Register7 inner value: xxxx, Mem_in:xxxx
State: S_afterlw
time = 70, clk = 1, PC_addr = 01, IR_out: 95c9, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: xxxx, Register7 inner value: xxxx, Mem_in:xxxx
time = 80, clk = 0, PC_addr = 01, IR_out: 95c9, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: xxxx, Register7 inner value: xxxx, Mem_in:xxxx
State: S_fetch
time = 90, clk = 1, PC_addr = 01, IR_out: 96ca, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: xxxx, Register7 inner value: xxxx, Mem_in:xxxx
time = 100, clk = 0, PC_addr = 01, IR_out: 96ca, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: xxxx, Register7 inner value: xxxx, Mem_in:xxxx
opcode: 01001
lw operation Decode
time = 110, clk = 1, PC_addr = 02, IR_out: 96ca, Memory_out: 2222, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: xxxx, Register7 inner value: xxxx, Mem_in:xxxx
time = 120, clk = 0, PC_addr = 02, IR_out: 96ca, Memory_out: 2222, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: xxxx, Register7 inner value: xxxx, Mem_in:xxxx
State: S_afterlw
time = 130, clk = 1, PC_addr = 02, IR_out: 96ca, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: 2222, Register7 inner value: xxxx, Mem_in:xxxx
time = 140, clk = 0, PC_addr = 02, IR_out: 96ca, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: 2222, Register7 inner value: xxxx, Mem_in:xxxx
State: S_fetch
State: S_fetch
time = 150, clk = 1, PC_addr = 02, IR_out: 0756, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: 2222, Register7 inner value: xxxx, Mem_in:xxxx
time = 160, clk = 0, PC_addr = 02, IR_out: 0756, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: 2222, Register7 inner value: xxxx, Mem_in:xxxx

```

**First instruction loaded into Instruction Register**

**Value stored in Register 5**

**Second instruction loaded into Instruction Register**

**Value stored in Register 6**

**Third instruction loaded into Instruction Register**

**Value stored in Register 7**

```

opcode: 00000
ALU operation
opcode: 00000
Decode
ALU operation
opcode: 00000
Decode
time = 170, clk = 0, PC_addr = 03, IR_out: 0756, Memory_out: 3333, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: 2222, Register7 inner value: xxxx, Mem_in:1111
time = 180, clk = 0, PC_addr = 03, IR_out: 0756, Memory_out: 3333, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: 2222, Register7 inner value: xxxx, Mem_in:1111
State: S_afterlw
time = 190, clk = 1, PC_addr = 03, IR_out: 0756, Memory_out: 3333, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: 2222, Register7 inner value: 3333, Mem_in:1111
time = 200, clk = 0, PC_addr = 03, IR_out: 0756, Memory_out: 3333, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: 2222, Register7 inner value: 3333, Mem_in:1111
State: S_fetch
State: S_fetch
State: S_fetch
time = 210, clk = 1, PC_addr = 03, IR_out: a7cb, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: 2222, Register7 inner value: 3333, Mem_in:xxxx
time = 220, clk = 0, PC_addr = 03, IR_out: a7cb, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: 2222, Register7 inner value: 3333, Mem_in:xxxx
opcode: 01010
SW operation Decode
opcode: 01010
SW operation
time = 230, clk = 1, PC_addr = 04, IR_out: a7cb, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: 2222, Register7 inner value: 3333, Mem_in:3333
time = 240, clk = 0, PC_addr = 04, IR_out: a7cb, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: 2222, Register7 inner value: 3333, Mem_in:3333
State: S_afterlw
State: S_afterlw
time = 250, clk = 1, PC_addr = 04, IR_out: a7cb, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: 2222, Register7 inner value: 3333, Mem_in:xxxx
time = 260, clk = 0, PC_addr = 04, IR_out: a7cb, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: 2222, Register7 inner value: 3333, Mem_in:xxxx
State: S_fetch
State: S_fetch
Fifth instruction loaded into Instruction Register
time = 270, clk = 1, PC_addr = 04, IR_out: 88fa, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: 2222, Register7 inner value: 3333, Mem_in:xxxx
time = 280, clk = 0, PC_addr = 04, IR_out: 88fa, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: 2222, Register7 inner value: 3333, Mem_in:xxxx
opcode: 01000
Decode
LI operation
time = 290, clk = 1, PC_addr = 05, IR_out: 88fa, Memory_out: ffff, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: 2222, Register7 inner value: 3333, Mem_in:xxxx
time = 300, clk = 0, PC_addr = 05, IR_out: 88fa, Memory_out: ffff, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: 2222, Register7 inner value: 3333, Mem_in:xxxx
State: S_afterlw
time = 310, clk = 1, PC_addr = 05, IR_out: 88fa, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: 2222, Register7 inner value: 3333, Mem_in:xxxx
time = 320, clk = 0, PC_addr = 05, IR_out: 88fa, Memory_out: xxxx, Register2 inner value: xxxx, Register3 inner value:xxxx, Register4 inner value: xxxx, Register5 inner value: 1111, Register6 inner value: 2222, Register7 inner value: 3333, Mem_in:xxxx

```

**Value stored back to the memory 203**

**Value stored in Register 203**



## Testbench and Simulation for the *Top Module*:

```
module finalproject_sevensegment_tb();
    reg clk_i;
    reg [15:0] SW;
    wire [15:0] LED;
    wire [7:0] disp_an_o;
    wire [7:0] disp_seg_o;

    fp_test3 uut (
        .clk_i(clk_i),
        .SW(SW),
        .LED(LED),
        .disp_an_o(disp_an_o),
        .disp_seg_o(disp_seg_o)
    );

    always begin
        #5 clk_i = ~clk_i;
    end

    initial begin
        clk_i = 0;
        SW = 16'b0;
        SW[0] = 1;
        #10;
        SW[0] = 0;
        #500;
        $display("mem201: %h, mem202: %h, mem203: %h, mem204: %h, mem205: %h",
            uut.risc1.dmem1.memory[201], uut.risc1.dmem1.memory[202], uut.risc1.dmem1.memory[203], uut.risc1.dmem1.memory[204], uut.risc1.dmem1.memory[205]);
        $finish;
    end

    initial begin
        $monitor("mem201: %h, mem202: %h, mem203: %h, mem204: %h, mem205: %h",
            uut.risc1.dmem1.memory[201], uut.risc1.dmem1.memory[202], uut.risc1.dmem1.memory[203], uut.risc1.dmem1.memory[204], uut.risc1.dmem1.memory[205]);
    end
endmodule
```

```
# run 1000ns
State: Default, resetting to S_initial
State: S_initial
mem201: 1111, mem202: 2222, mem203: xxxx, mem204: xxxx, mem205: xxxx
State: S_fetch
opcode: Oxxxx
Invalid opcode
opcode: 01001
LW operation
State: S_after Execution
State: S_fetch
opcode: 01001
LW operation
State: S_after Execution
State: S_fetch
State: S_fetch
opcode: 00000
ALU operation
opcode: 00000
ALU operation
State: S_after ALU
State: S_after Execution
State: S_fetch
State: S_fetch
State: S_fetch
opcode: 01010
SW operation
opcode: 01010
SW operation
State: S_after Execution
State: S_after Execution
mem201: 1111, mem202: 2222, mem203: 3333, mem204: xxxx, mem205: xxxx
```

```

State: S_fetch
State: S_fetch
opcode: 01000
LI operation
State: S_after Execution
State: S_fetch
State: S_fetch
opcode: 00001
ALU operation
opcode: 00001
ALU operation
State: S_afterALU
State: S_after Execution
State: S_fetch
State: S_fetch
State: S_fetch
opcode: 01010
SW operation
opcode: 01010
SW operation
State: S_after Execution
State: S_after Execution
mem201: 1111, mem202: 2222, mem203: 3333, mem204: eee9, mem205: xxxx

```

```

State: S_fetch
State: S_fetch
State: S_fetch
opcode: 00111
ALU operation
State: S_afterALU
State: S_after Execution
State: S_fetch
State: S_fetch
State: S_fetch
opcode: 00100
ALU operation
opcode: 00100
ALU operation
State: S_afterALU
State: S_after Execution
State: S_fetch
State: S_fetch
State: S_fetch
opcode: 01010
SW operation
opcode: 01010
SW operation
State: S_after Execution
State: S_after Execution
mem201: 1111, mem202: 2222, mem203: 3333, mem204: eee9, mem205: f770
State: S_fetch
State: S_fetch
opcode: 0xxxx
Invalid opcode
State: S_stay
mem201: 1111, mem202: 2222, mem203: 3333, mem204: eee9, mem205: f770
$finish called at time : 500 ns : File "C:/Xilinx/project/FPGA_HW/fp_


```

## Verification:

1. LW 5 201 1001\_0101\_1100\_1001
2. LW 6 202 1001\_0110\_1100\_1010
3. ADD 7 5 6 0000\_0111\_0101\_0110
4. SW 7 203 1010\_0111\_1100\_1011
5. LI 8 250 1000\_1000\_1111\_1010
6. SUB 4 8 5 0001\_0100\_1000\_0101
7. SW 4 204 1010\_0100\_1100\_1100
8. SRA 3 7 0111\_0011\_0111\_0000
9. XOR 2 3 4 0100\_0010\_0011\_0100
10. SW 2 205 1010\_0010\_1100\_1101
  
1. Load memory 201: 1111 (Initial Value).
2. Load memory 202: 2222 (Initial Value).
3. 1111 add 2222 = 3333 and store in Register 7.
4. Store 3333 back to Memory 203.
5. 111111111111010(sign-extension of 250) being store in Register 8.
6. 111111111111010-0001000100010001 = 110111011101001(eee9) and store in Register 4.
7. Store eee9 back to Memory 204.
8. 0011001100110011(3333hex in binary) shift right and became 0001100110011001(1999 in hex) then store to Register 3.
9. 0001100110011001 XOR 110111011101001 = 111011101110000(f770 in hex) and store into Register 2.
10. Store f770 back to Memory 205.

## On-board synthesis picture:


Memory [201]: 1111(hex.) → 4369(dec.)



Hexadecimal to Decimal converter

From	To
Hexadecimal	Decimal
Enter hex numbers	
<input type="text" value="1111"/> 16	
<input type="button" value="Convert"/>	<input type="button" value="Reset"/>
<input type="button" value="Swap"/>	
Decimal number (4 digits)	
<input type="text" value="4369"/> 10	


Memory [202]: 2222(hex.) → 8738(dec.)



Hexadecimal to Decimal converter

From	To
Hexadecimal	Decimal
Enter hex numbers	
<input type="text" value="2222"/> 16	
<input type="button" value="Convert"/>	<input type="button" value="Reset"/>
<input type="button" value="Swap"/>	
Decimal number (4 digits)	
<input type="text" value="8738"/> 10	


Memory [203]: 3333(hex.) → 13107(dec.)



Hexadecimal to Decimal converter

From	To
Hexadecimal	Decimal
Enter hex numbers	
<input type="text" value="3333"/> 16	
<input type="button" value="Convert"/>	<input type="button" value="Reset"/>
<input type="button" value="Swap"/>	
Decimal number (5 digits)	
<input type="text" value="13107"/> 10	


Memory [204]: eee9(hex.) → 61161(dec.)



Hexadecimal to Decimal converter

From	To
Hexadecimal	Decimal
Enter hex numbers	
<input type="text" value="eee9"/> 16	
<input type="button" value="Convert"/>	<input type="button" value="Reset"/>
<input type="button" value="Swap"/>	
Decimal number (5 digits)	
<input type="text" value="61161"/> 10	

Memory [205]: f770(hex.) → 63344(decimal)



Hexadecimal to Decimal converter

From To

Hexadecimal Decimal

Enter hex numbers

f770 16

= Convert × Reset ⚡ Swap

Decimal number (5 digits)

63344 10