

$$\left(\begin{array}{c} \text{reverse} \\ \text{Biased} \end{array} \right) \rightarrow \mathcal{T} = \mathcal{T}_0 \left(e^{\frac{V_{KT}}{kT}} - 1 \right)$$

V is large & -ve


This effect is known as Avalanche effect

i. Depletion region

flooded with e^{-q/h^2}

mostly led by
resistance of
P, n deg'm

Zener Breakdown




width of depletion region $\downarrow \rightarrow$ if doping density $\uparrow \Rightarrow$ Tunneling prob \uparrow
 of depletion region $\downarrow \rightarrow$ if doping density $\uparrow \Rightarrow$ Tunneling prob \uparrow
 $(N_A/N_D \uparrow)$

generally happen at relatively lower bias

Hence Breakdown characteristics governed by

- Avalanche (less doping density)
- Zener (more doping density)



$$G_I = \frac{\partial J}{\partial V}$$

Conductance:

$$R_{diode} = \frac{\partial V}{\partial I}$$

$G_I \rightarrow \infty$
 $R \rightarrow \text{Signal}$

Avalanche Diode
 \downarrow
 most sensitive Photo diode.
 we just keep V_a on verge of Breakdown; & then we apply $h\nu$; even when 1 photon generated \rightarrow it will get detected as it will initiate Avalanche

\therefore Depletion region is due to lack of e^-/h^+ . But in breakdown; free carriers So they try to $\downarrow (W_n + W_p)$ but V_a tries to $\uparrow (W_n + W_p)$. Thus they compete & ultimately T gets stabilized.

Capacitance
(for diode
under Rev.
bias)



$$\omega \propto \sqrt{(\phi_{bi} + |V_a|)}$$

$$C_{dep} = \frac{dQ}{dV} = \left(\frac{\epsilon}{W_{dep}} \right) \text{per-unit-area}$$

Temporary Capacitor
 \therefore Called as
Varactor Diode


$$\approx V^{-n}$$

for ideal CR; $\omega \propto V^{1/2}$

$$C \propto \frac{\epsilon A}{\omega} \propto V^{-1/2} \propto V^{-n}$$

(2)

in forward Bias




$$\Delta \phi_n = \phi_{no} \left(e^{V/V_T} - 1 \right)$$


Integrate this
profile to get
charge here

minority
charges on
P & n sides
respectively


$$\begin{cases} Q_1 = \int_{-\infty}^{\infty} \Delta \phi_n dx \\ Q_2 = \int_{-\infty}^{\infty} \Delta \phi_p dx \end{cases}$$



General Mosfet Structure { p-type Substrate with n-type Silicon Gate }



Energy Band diagram with Charge Neutrality



Energy Band diagram at equilibrium \rightarrow No Current flow.


Fermi level is sort of like the "sea level" of the Fermi sea which extends throughout the materials. Electrons flow when there is a difference in Fermi level between two different places, just like water flows when there is a difference in sea level.
(disclaimer: limited analogy)

The intrinsic Fermi level is the Fermi level of an undoped semiconductor. Doping changes the distribution of energy states, thus the Fermi level depends on it and will generally not be the same as the intrinsic one.


Figure 7.2 Energy band diagrams for the n⁺-Si/oxide/p-Si capacitor of Figure 7.1 along with the charge distributions for three bias conditions. In (a) the case for equilibrium is indicated. Electrons from the n⁺ gate transfer to the p-Si substrate, resulting in a positive gate and a negative depletion region in the substrate. The accumulation condition is indicated in (b). Here a negative voltage is applied to the gate with respect to the substrate such that holes accumulate at the silicon-to-oxide interface. The situation for a positive 2 V step voltage is shown in (c) immediately after the application of the voltage. With time, electrons generated in the transition region are trapped in the potential well at the interface until steady state is reached as indicated in (d).

Metal oxide semiconductor field effect transistor (MOSFET)


M
SiO₂
Si




V_{GS} directly applied on left so more bend on left as Comp. to right.
also e⁻ like to be near +ve V_{GS} .
Hence if more e⁻ near this Surface then it means Conduction band near Fermi level as compared to Valence Band.



* Band Bending in accumulation is very small





for p-type Substrate ;

When $V_{DS} = +ve$
 $V_{GS} = -ve$

then; $I_{DS} = 0$

When $V_{DS} = +ve$
 $V_{GS} = +ve$
 $I_{DS} = \text{finite.}$

for p-type;
 Accumulation
 $(C-ve)$ inversion
 $+ve$

* e^- can come in the Channel after a Threshold Voltage

$$C_{ox} = \frac{\epsilon_0 \epsilon_{ox}}{t_{ox}}$$

for unit area


$$\phi = C_{ox} \cdot V_{GS} \quad \left\{ \begin{array}{l} \text{assuming} \\ V_{DS} = 0 \end{array} \right\}$$

$$\phi_{inv} = C_{ox} \cdot (V_{GS} - V_T)$$

$$I_{DS} = f(V_{DS}, V_{GS})$$

$$\beta = C_{ox} \cdot V_{GS}$$

Some Characteristics of MoFET



η -mosfet

η -FET


- ① 4-Terminal Device
- ② for η -mos; $V_S = V_{SUB} = 0$
- ③ V_T = Threshold Voltage = $+V_L$
- ④ Enhancement mode
 $I_{DS} = 0, V_{GS} < V_T$
Subthreshold region
- ⑤ $V_{GS} \geq V_T$; above threshold
 $I_{DS} > 0$
- ⑥ Source \rightarrow Source the e^-
- ⑦ Drain \rightarrow Drawing the e^-
- ⑧ majority Carries Device w.r.t. S/D
- ⑨ Unipolar device
- ⑩ Heart of Device - mos Capacitor

* for transistor
 $\eta = 10^{18} \text{ cm}^{-3}$
 $u_\eta = 300 \text{ cm}^2/\text{V.s.}$


Depletion Mode: $V_{GS} < 0$

In Enhancement mode; Current flows from Source Edge to Drain Edge


if it is not the case; then Current = 0



if longer gate length;




$\eta^+ - p - n - p - \eta^+$
Current = 0



Reverse Bias

$I_G = I_{Sub} = 0 \rightarrow$ always due to Oxide Insulation irrespective of RB/FB



$$I_G = 0 \neq V_{DS} \& V_{GS} \quad \{ \text{Cuz of Oxide} \}$$

$$I_{Sub} = 0 \neq V_{DS} \& V_{GS}$$

$$I_{DS} = 0 \neq V_{DS} \& V_{GS} < V_T$$


$I_{DS} \neq 0$ Only when $V_{GS} > V_T$

$\& V_{DS} = +ve$

* $\phi = C_{ox} (V_{GS} - V_T) \rightarrow$ Don't ask why V_T


↳ Capacitance / Area
 $\left\{ \frac{\epsilon_0 \epsilon_{ox}}{t_{ox}} \right\}$

δ



∇V_{GS}

Overlap Capacitor



$$\phi = C_{ox} (V_{GS} - V_T - V_x)$$

$$I_{DS} = \phi \cdot v_{rel}$$

$$\begin{aligned} I &= \sigma E \\ &= (\eta q \mu) E \\ &= n q \cdot j \\ &= \phi \cdot v_{rel} \end{aligned}$$

By ① & ②

$$I_{DS} = \phi \cdot v_{rel} = \mu_n C_{ox} \cdot (V_{GS} - V_T - V_x) \cdot E$$

$$= -\mu_n C_{ox} (V_{GS} - V_T - V_x) \left(\frac{dV_x}{dx} \right)$$

$$\int_0^{V_{DS}} I_{DS} dx = -\mu_n C_{ox} \int_0^{V_{DS}} (V_{GS} - V_T - V_x) dV_x$$

$$I_{DS} \cdot L = -\mu_n C_{ox} \left\{ (V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right\}$$

$$I_{DS} = -\mu_n C_{ox} \left\{ (V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right\}$$

Now this is analysis of a 2D model; but as shown above it's a 3D model; so:-

$$I_{DS} = \mu_n C_{ox} \frac{W}{L} \left[(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$\text{So; } I_{DS} = f(V_{GS}, V_{DS})$$

Valid if:-


$$1) V_{GS} > V_T \quad \left\{ \text{not when } V_{GS} = V_T \right\}$$

$$2) V_{DS} > 0$$

$$3) V_{DS} < V_{GS} - V_T$$


$$Q = -W C_{ox} (V_{GS} - V_T - V_x)$$

Should be +ve $\forall x$




Hence $V_{DS} \leq V_{GS} - V_T$
 $\text{@ } x = L/2 \quad V_x = V_{DS}$


I Can't draw it



Here for Saturation region; $I_{DS} = \frac{MnCoxW}{2L} (V_{GS} - V_T)^2$




Transfer Characteristic



$$I_{DS} = \frac{M_n C_{ox} W}{L} \left[(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right] ; \quad V_{DS} \leq V_{GS} - V_T$$

$$= \frac{M_n C_{ox} W}{2L} \left[(V_{GS} - V_T)^2 \right] ; \quad V_{DS} > V_{GS} - V_T$$



Case I :-

$$V_{DS} \ll V_{GS} - V_T$$

$$I_{DS} \approx \frac{M_n C_{ox} W}{L} [V_{GS} - V_T] V_{DS}$$

(Linear Region)
* Voltage Variable Resistor

Case II :-

$$V_{DS} > V_{GS} - V_T$$

$$I_{DS} = \frac{M_n C_{ox} W}{2L} (V_{GS} - V_T)^2$$

Independent of V_{DS}
(Saturation Region)

Also k/a Constant Current
Region

Output
parameters

$$\frac{\partial I_{DS}}{\partial V_{DS}} = 0$$

$$\therefore \text{Dynamic Conductance} = 0$$

$$\text{Dynamic Resistance} = \infty$$


Case III :-

$$V_{DS} = V_{GS} - V_T$$

Why Current
Saturation?

Saturation?


$$\begin{cases} Q(x) = C_{ox} (V_{GS} - V_T - V_x) \\ Q(x=0) = C_{ox} (V_{GS} - V_T) \quad V|_{x=0} = 0 = V_S \\ Q(x=L) = 0 \quad V|_{x=L} = V_{DS} \end{cases}$$








$$Q = C_{ox} (V_{GS} - V_T - V_{DS})$$

$$\Rightarrow Q > 0 \Rightarrow V_{GS} - V_T > V_{DS}$$


What happens when $V_{GS} - V_T < V_{DS}$



$$Q(x) = C_{ox} \left(V_{GS} - V_T - V_x \right)$$




Beyond pinched off;
you can't change EF
by some charge




* Beyond pinchoff;
Current is limited by
Source injection.

{ See  eg. from Book }



$$I_{DS} = \frac{\mu \epsilon_0 C_w}{2L} (V_{GS} - V_T)^2$$



Small Signal Analysis

$$I_{DS} = f(V_{DS}, V_{GS})$$


$$dI_{DS} = \frac{\partial f}{\partial v_{DS}} v_{DS} + \frac{\partial f}{\partial v_{GS}} v_{GS}$$

$V_{DS} \leftarrow$ Small Signal AC

$\sqrt{DS} \leftarrow$ DC


$$\sqrt{D_S} \leftarrow DC + AC$$

$$i_{DS} = \frac{1}{r_o} A_{DS} + g_m$$



$$g_{xy} = \frac{\partial I_{QS}}{\partial V_{GS}} = \frac{m_y G_x \omega}{\mu_B} (V_{GS} - V_T)$$

$$\gamma_0 = \left[\frac{\partial I_{BS}}{\partial \sqrt{I_{BS}}} \right]^{-1} \approx \infty$$



$$C_{ox} = \frac{\epsilon_0 \epsilon_{ox}}{t_{ox}}$$

we want $C_{ox} \uparrow$
 C_{ox} is large

$$\phi = C_{ox} (v_{qs} - v_r)$$


$\emptyset \uparrow \rightarrow \top \uparrow$

$$g_{\text{mg}} = \frac{\partial I_{\text{OS}}}{\partial V_{GS}}$$

for SiO_2 ; $\epsilon_{\text{ox}} \approx 3$

most stable oxide :- Si/SiO_2 ;

Ideally; we want




But due to
defects




So as to $\uparrow \text{C}_{\text{ox}}$; $\text{t}_{\text{ox}} \downarrow$

long back people tried replacing Si with InGaAs for higher mobility, But wasn't good

for HfO_2 , C_{ox} is very large





$$V_{DS} \ll V_{GS} - V_T$$


$$I_{DS} \approx \frac{M_n C_{ox} W}{L} [V_{GS} - V_T] V_{DS}$$

$$V_{DS} > V_{GS} - V_T$$


$$I_{DS} = \frac{M_n C_{ox} W}{2L} (V_{GS} - V_T)^2$$

Barrier height = $\frac{k_B T}{q} \ln\left(\frac{10^{19}}{10^{18}}\right)$

$$\equiv kT \ln\left(\frac{N_C}{N_B}\right)$$



$V_{GS} \geq V_T$ (Channel = n type now)



Cherish Jain 22b3931





Figure 7.14 The energy band diagram of the NFET across the channel (a) and along the channel (b), with zero voltage between the drain and the source.



Hence $I_{DS} = \frac{\mu n C_{ox} W}{2(L-\Delta L)} (v_{GS} - v_T)^2 \approx \frac{\mu n C_{ox} W}{2L} (v_{GS} - v_T)^2 \left(1 + \frac{\Delta L}{L}\right)$

$$\frac{\Delta L}{L} = \lambda (v_{DS} - v_{DS, Sat})$$

Don't ask why!
it's a fact

So; $I_{DS} = I_{DS_0} \left(1 + \lambda (v_{DS} - v_{DS, Sat})\right)$

$$\Rightarrow \frac{\Delta L}{L} \approx \lambda (v_{DS} - v_{DS, Sat}) \quad \{ \lambda \approx 0.01 - 0.03 \}$$




Figure 7.24 Qualitative explanation for channel-length modulation. Parts (a) to (e) show the energy bands (top) and hybrid diagrams (bottom). Parts (a) to (d) repeat the explanation of the simple long-channel model. In (e), as the drain voltage continues to increase, the point at which the channel charge approaches 0 (shaded region), or the point at which $V_{ch} = V_{GS} - V_T$, moves along the channel toward the source. The channel becomes effectively shorter. (e) The corresponding points on the I_D - V_{DS} characteristics are shown in (f). From point (d) on, the simple model predicts constant current (dashed line).

$$1 + \lambda V_{DS} = 0$$

$$\lambda = -\frac{1}{V_{DS}}$$

$$\frac{\Delta L}{L_Q}$$

} Substantial only when L_Q is large:


$$\frac{5\text{nm}}{1\mu\text{m}} = 0.005 \rightarrow \underline{\text{negligible}}$$

$$\frac{\Delta L}{L} = \lambda (V_{DS} - V_{DS,\text{sat}})$$

\rightarrow small for longer gate length Transistor

if substrate doping \uparrow ; λ becomes less sensitive i.e. λ is \downarrow
 Hence to \downarrow gate length we tend to increase doping.

② Drain Induced Barrier Lowering.




Source to Barrier lowering

$$V_T = V_{TO} - \sigma (V_{DS} - V_{DS,\text{eff}})$$


$$\Delta V_T = \sigma V_{DS}$$

V_T roll off factor

Effect k/a DIBL




Diode in detail



V_T remains same whether $V_{DS} = V_{DD}$ or $\frac{V_{DD}}{10}$

but if MOS



$$V_{DS_1} = \frac{V_{DD}}{10} \Rightarrow V_{TH} = V_{TLIN}$$

$$V_{DS_2} = V_{DD} \Rightarrow V_{TH} = V_{TSAT}$$

Linear
↑
Set

now; for achieving threshold voltage is easy @ V_{DD} as Channel length has reduced

for long Channel;
 $V_{TLIN} = V_{TSAT}$

\Rightarrow Drain Voltage \Rightarrow lowering Threshold

* Depletion region protrudes more in "p" part as n region is N^+

Note
In short Channel devices; SCE are dominant in both Sublinear & Saturation regions.



But in long Channel; they are prominent in saturation region only!!

Diff b/w n^+ & n Semiconductor

p-n diode

v/s

p- n^+ diode.




$$N_D w_n = N_A w_p$$

I_{more} I_{less}

hence w less

which is higher doped; depletion region fraction I_{less} . i.e. that region



Cherish Jain 226393


$$I_{DS} = \frac{\mu_n C_o x W}{2L} (V_{GS} - V_T')^2 (1 + \lambda (V_{GS} - V_{DS,SAT}))$$

③ Surface Scattering

Assumption: $\frac{\partial E_x}{\partial x} \gg \frac{\partial E_y}{\partial y}$

$$\mu = \mu_{lf} \frac{1}{\epsilon_i}$$

slow field




* This approxim. is k/a gradual Channel approx./GCA

As Collision \uparrow ;

$$\tau \downarrow \Rightarrow \mu \downarrow$$

$$\downarrow$$

μ dec. by a factor
of 3~6



33

33

33

33

33

but they are moving from left to right results in more friction

When $V_{GS} \downarrow$

low field mobility

radical

friction not here

We should have used this while integration but $V_{DS} \rightarrow$ won't allow us:

$$\mu = \frac{\mu_{lf}}{1 + \Theta(V_{GS} - V_T - V_x)}$$

Const

$$\text{Hence } \mu = \frac{\mu_{lf}}{1 + \Theta(V_{GS} - V_T)}$$

{ get rid of V_x }

why / how?


out of scope of this course

$$\therefore I_{DS} = \frac{\mu_{lf} C_o x W (V_{GS} - V_T')^2}{2L (1 + \Theta(V_{GS} - V_T))} (1 + \lambda (V_{GS} - V_{DS,SAT}))$$

V_T :- Voltage @ which Some Current Can move in Channel




Sports Channel :- As you apply V_{GS} ;




Sports Channel longer mosfet

no charge channel formed




if we don't apply; Current gets Ctrl by V_{DS} & starts acting as Resistor

④ Velocity Saturation




as $V_{GS} \uparrow$; $\mu \downarrow \rightarrow I \downarrow$




$$\text{So; } v_{el} = \frac{\mu E}{1 + (\epsilon/\epsilon_s)}$$

Velocity Saturation



$$\vec{E}_L = \frac{\vec{v}_{DS}}{L} ; \text{ if } L \ll L_s \quad \vec{E}_L \uparrow \uparrow \uparrow$$

lateral electric field



we reach Satⁿ vel

already at even low \$V_{DS}\$

Hence even if we increase \$V_{DS}\$;

velocity will have no more increment

Hence \$I_{DS}\$ saturates even before pinch-off Condⁿ

$V_{DSat} = V_{DS}$ @ which drift velocity of electrons
= Saturation Velocity

$$I_{DS} = \mu_n C_{ox} \frac{W}{L} \left[(V_{GS} - V_T) V_{min} - \frac{V_{min}^2}{2} \right]$$

$$E_L = \frac{V_{DS}}{L}$$

$$V_{min} = \min \{ V_{DSat}, V_{GS} - V_{Th} \}$$

$$|V_{el}| = \mu |E_L|$$

use this \$\mu\$ in \$I_{DS}\$ formula.

$$\mu = \frac{\mu_{ref}}{1 + \frac{\mu_{ref} |E_L|}{Sat^n \text{ vel.}}}$$

$$I_D = \frac{WC'_\text{ox}\mu_{\text{lf}}}{L + \frac{\mu_{\text{lf}}V_{DS}}{v_{\text{sat}}}} \left[(V_{GS} - V_T)V_{DS} - \frac{V_{DS}^2}{2} \right] \quad V_{DS} \leq V_{DS\text{sat}}$$

$$I_{D\text{sat}} = \frac{WC'_\text{ox}\mu_{\text{lf}}}{L + \frac{\mu_{\text{lf}}V_{DS\text{sat}}}{v_{\text{sat}}}} \left[(V_{GS} - V_T)V_{DS\text{sat}} - \frac{V_{DS\text{sat}}^2}{2} \right] \quad V_{DS} \geq V_{DS\text{sat}}$$

$$I_D = \frac{I_D(\text{no velocity saturation model})}{1 + \frac{\mu_{\text{lf}}V_{DS}}{Lv_{\text{sat}}}} \quad V_{DS} \leq V_{DS\text{sat}}$$

$$I_{D\text{sat}} = \frac{I_{D\text{sat}}(\text{no velocity saturation model})}{1 + \frac{\mu_{\text{lf}}V_{DS\text{sat}}}{Lv_{\text{sat}}}} \quad V_{DS} \geq V_{DS\text{sat}}$$

$$V_{DS\text{sat}} = \frac{2(V_{GS} - V_T)}{\left[\left(1 + \frac{2\mu_{\text{lf}}(V_{GS} - V_T)}{v_{\text{sat}}L} \right)^{1/2} + 1 \right]}$$

{ for Velocity
Saturation }


Short Channel Effects: - $L \leq 30\text{nm}$
 Long Channel Effects: - $L > 180\text{nm}$

cherish Jain 22b3931

$$\sigma = \mu_f \epsilon_L$$

$$\sigma = \frac{\mu_f \epsilon_L}{1 + \epsilon_L/\epsilon_C}$$

μ_f




$$\frac{I}{W} = \mu_f' C_{ox} (V_{GS} - V_T - V_x) \frac{dV_x}{dx}$$

$$I_{DS} = \frac{I_{DS} (\text{w/o vel Sat}^n)}{\left(1 + \frac{\mu_f \cdot V_{DS, \text{Sat}}}{L \cdot V_{sat, \text{Sat. vel.}}}\right)}$$

} only when critical E.F. is achieved


gate length

⑤ Gate Induced Drain Leakage (GIDL)



↳ Band Diagram in overlap region

if you ↓ t_ox very much then
current starts flowing
via Oxide due to
Quantum effects { Quantum Tunneling }



$$V_{DS} = 0$$

$$V_{Sub} = 0$$






Figure 7.43 The capacitances of the MOSFET gate oxide and substrate. The substrate capacitance C'_B is the depletion layer capacitance.

2 Capacitances

if I increase V_{GD} ;




⑥ Discrete Dopant effect




$$A = 5 \times 10^{-7} \times 10^{-4} \text{ cm}^2 \\ = 5 \times 10^{-11} \text{ cm}^2$$


inversion $\equiv t$
channel.

$$V = W \times t = 5 \times 10^{-11} \times 3 \times 10^{-7} \text{ cm}^3 \\ = 15 \times 10^{-18} \text{ cm}^3 \rightarrow \underline{\text{volume}}$$





Threshold Voltage




Electron concentration in the semiconductor varies as

$$n = N_C e^{-(E_C - E_f)/kT} \quad (7.2)$$

The electron concentration and thus the conductance of the channel varies exponentially with $E_C - E_f$. This quantity is dependent on the gate-source voltage V_{GS} . An exponential is a smoothly (albeit rapidly) varying function, so it is not clear what value of gate-source voltage should be called *threshold*. A commonly used criterion is that the threshold voltage is the gate-source voltage required to induce an electron concentration at the Si surface that is equal to the hole concentration in the neutral substrate (N_A).³ This is equivalent to saying that a channel exists if the Fermi level in the n channel is as far above the intrinsic level as the Fermi level in the bulk is below the intrinsic level. This condition is shown Figure 7.11. Then

$$\phi_s = 2\phi_f \quad (7.3)$$

where ϕ_s is called the *surface potential*, i.e., the voltage at the Si surface relative to that in the bulk.



* fermi level straight as long as no current is flowing

$$V_T = 2\phi_B + \frac{Q_D \epsilon p}{C_{ox}}$$

Cherish Jain 22b3937

