

Name	rev_67613.zip	Id.	29810 - QED Check Todo's
Report Generated on	Jul 18, 2025, 11:57:07 AM	Customer	
Board Id		Article Id	

Single PCB View - Original

Top View	Bottom View
	

Summary - General - Original

PCB Size	100 mm x 60 mm	Customer Panel Size	
PCB Thickness	1.6 mm	Max. Aspect Ratio on PTH	8.0
Copper Layers	4	Pressing Stages	1
Surface Finish	unknown	Drill Hole Density	683 Holes/dm^2
Solder Mask	Both	Testable Points	469
Solder Mask Color	Green	Min. SMD/BGA Size	0.2 mm
Legend	Both	!HolesInPadPth!	No
Legend Color	White	!HolesInPadBlind!	No
Edge Connector Area	0 dm^2	Stacked Vias	
Peeloff Mask	No	Castellated	No
Carbon Mask	No	Anomalies	No

Summary - Copper Layer Minima - Original

Type	Copper Width	Critical Copper Width	Trace Width	Critical Trace Width	Copper to Copper Clr.	Trace to Trace Clr.	Same Net Clr.	Ring	Copper to Outline Clr.
	mm	mm	mm	mm	mm	mm	mm	mm	mm
Outer	1 0.127	2 0.131	3 0.200	4 0.200	5 0.150	6 0.150	7 0.050	8 0.149	9 0.249
Inner	10 0.117	>0.400	>0.400	>0.400	11 0.150	>0.500	12 0.128	13 0.150	14 0.249

Summary - Copper Layer Minima - Original

Type	Copper to Plated Clr.				Copper to NPTH Clr.			
	!Min.Clr.Overall!	!Min.Clr.toPad!	!Min.Clr.toTrace!	!Min.Clr.toRegion!	!Min.Clr.Overall!	!Min.Clr.toPad!	!Min.Clr.toTrace!	!Min.Clr.toRegion!
	mm	mm	mm	mm	mm	mm	mm	mm
Outer	15 0.350	16 0.350	17 0.350	18 0.404	19 0.259	20 0.522	21 0.570	22 0.259
Inner	23 0.350	24 0.350	>0.800	25 0.404	26 0.259	>1.600	>1.600	27 0.259

The information on this document is not only based on files in a clearly defined format, but also on freely structured files and inference rules. CircuitHub strives to make it as accurate as possible, but it cannot guarantee the result in all situations. This information is used at the sole risk of its user.

Name	rev_67613.zip	Id.	29810 - QED Check Todo's
Report Generated on	Jul 18, 2025, 11:57:07 AM	Customer	
Board Id		Article Id	

Summary - Sequences - Original

Type	Sequences	Tools	Min. End Dia.	Max. End Dia.	Holes	Routs	Ring on Outer	Ring on Inner	Hole to Copper Clr.
			mm	mm			mm	mm	mm
PTH	1	6	0.200	4.400	406	0	0.149	0.150	0.350
NPTH	1	1	1.200	1.200	2	0	>0.800	>0.800	0.259
Total	2	7	0.200	4.400	408	0	0.149	0.150	0.259

Summary - Rout - Original

Type	Tools	Min. End Dia.	Max. End Dia.	Rout Length
		mm	mm	mm
Plated				
NPTH				
Total				

CircuitHub
The information on this document is not only based on files in a clearly defined format, but also on freely structured files and inference rules. CircuitHub strives to make it as accurate as possible, but it cannot guarantee the result in all situations. This information is used at the sole risk of its user.

Name	rev_67613.zip	Id.	29810 - QED Check Todo's
Report Generated on	Jul 18, 2025, 11:57:07 AM	Customer	
Board Id		Article Id	

Stackup - Original



Pressing Stages	1

Files - Original

Initial	Renamed	Function	Position	Color	Thickness	
					Base	Finished
					mm	mm
netlist.ipc	netlist_ref_t	netref	top			
pads-top.pho	pads-top	pads	top			
stencil-top.pho	paste-top	paste	top			
silkscreen-top.pho	silk-top	silk	top	white	unknown	unknown
solder-mask-top.pho	mask-top	mask	top	black	unknown	unknown
copper-top.pho	top	outer	1		0.035	unknown
copper-inner-1.pho	in2	inner	2		0.035	unknown
copper-inner-2.pho	in3	inner	3		0.035	unknown
copper-bottom.pho	bot	outer	4		0.035	unknown
solder-mask-bottom.pho	mask-bot	mask	bottom	black	unknown	unknown
silkscreen-bottom.pho	silk-bot	silk	bottom	white	unknown	unknown
stencil-bottom.pho	paste-bot	paste	bottom			
drill-npth.pho	pth_1	mixed	1-4			
drill.pho	pth	plated	1-4			
netlist.ipc	netlist_ref_b	netref	bottom			
pads-bot.pho	pads-bot	pads	bottom			
outline.pho	outline	cad_outline	none			

PCB (Single) - Original

PCB Size	Outline Type	Outline Length	Outline Area	Copper Layers	PCB Thickness
mm x mm		mm	dm^2		mm
100.000 x 60.000	real	311.416	0.5978	4	1.600

Customer Panel (Delivery Array, Assembly Panel) - Original

Original Image	Panel Size	Left	Right	Top	Bottom	X Spacing	Y Spacing	PCB's	Depanel Rout Length
	mm x mm	mm	mm	mm	mm	mm	mm		mm

CircuitHub
The information on this document is not only based on files in a clearly defined format, but also on freely structured files and inference rules. CircuitHub strives to make it as accurate as possible, but it cannot guarantee the result in all situations. This information is used at the sole risk of its user.

Name	rev_67613.zip	Id.	29810 - QED Check Todo's
Report Generated on	Jul 18, 2025, 11:57:07 AM	Customer	
Board Id		Article Id	

Thickness - Original

No license to generate this information.

Copper Layer Minima & Area - Original

File	Pos.	Copper Width	Critical Copper Width	Trace Width	Critical Trace Width	Copper to Copper Clr.	Same Net Clr.	Copper Area	
		mm	mm	mm	mm	mm	mm	dm^2	%
top	1	0.127	0.141	0.200	0.200	0.150	0.050	0.5345	89
in2	2	0.135	>0.400	>0.400	>0.400	0.200	0.128	0.5767	96
in3	3	0.117	>0.400	>0.400	>0.400	0.150	0.128	0.5613	94
bot	4	0.131	0.131	0.200	0.200	0.150	0.050	0.5635	94

Copper Layer Minima - Copper to Drill Minima - Original

File	Pos.	Ring					Copper to Drill Clr.		Copper to Outline Clr.			
		Overall	Via	Laser Via	Comp.	Mech.	Plated	NPTH	Overall	to Pad	to Trace	to Region
		mm	mm	mm	mm	mm	mm	mm	mm	mm	mm	mm
top	1	0.150	0.150		0.400		0.350	0.259	0.249	0.620	>1.600	0.249
in2	2	0.150	0.150		0.400		0.350	0.259	0.249	>1.600	>1.600	0.249
in3	3	0.150	0.150		0.400		0.350	0.259	0.249	>1.600	>1.600	0.249
bot	4	0.149	0.149		0.400		0.350	0.259	0.249	>1.600	>1.600	0.249

Copper Layers - Copper to Copper Clearances - Original

File	Pos.	Copper to Copper Clr.				
		Overall	Pad to Pad	Pad to Track	Track to Track	Trace to Trace
		mm	mm	mm	mm	mm
top	1	0.150	0.175	0.150	0.150	0.150
in2	2	0.200	0.200	0.254	>0.500	>0.500
in3	3	0.150	0.200	0.254	0.150	>0.500
bot	4	0.150	0.200	0.150	0.150	0.200

Copper Areas - Original

Side	Total	Free of				Edge Connectors		
		Solder Mask (as supplied)	Solder Mask (open vias)	Gold Mask	Silver Mask	Fingers	Finger Size	Total Area
	dm^2	dm^2	dm^2	dm^2	dm^2		mm x mm	dm^2
Top (incl. 1/2 plated holes and routs)	0.5589	0.0652	0.0939					
Bottom (incl. 1/2 plated holes and routs)	0.5879	0.0219	0.0506					
Total (incl. plated holes and routs)	1.1467	0.0871	0.1445			0		
Plated holes and routs	0.0667	0.0132	0.0667					
Top (without plated holes and routs)	0.5255	0.0586	0.0606					
Bottom (without plated holes and routs)	0.5545	0.0153	0.0172					
Total (without plated holes and routs)	1.0801	0.0740	0.0778					

The information on this document is not only based on files in a clearly defined format, but also on freely structured files and inference rules. CircuitHub strives to make it as accurate as possible, but it cannot guarantee the result in all situations. This information is used at the sole risk of its user.

Name	rev_67613.zip	Id.	29810 - QED Check Todo's
Report Generated on	Jul 18, 2025, 11:57:07 AM	Customer	
Board Id		Article Id	

Drill Tools - Original

File	Tool Nr.	Span	Type	Function	Method	Filled Via	Counter	Dia.	Tol. -	Tol. +	Holes in PCB	Routs in PCB	Double Hits	Predrill Hits
								mm	mm	mm				
pth	124	1-4	PTH	comp.	mech.	unknown	unknown	0.800	0.000	0.000	3	0	0	0
pth	125	1-4	PTH	comp.	mech.	unknown	unknown	0.800	0.000	0.000	1	0	0	0
pth	126	1-4	PTH	via	mech.	unknown	unknown	0.300	0.000	0.000	256	0	0	0
pth	127	1-4	PTH	via	mech.	unknown	unknown	0.200	0.000	0.000	9	0	0	0
pth	128	1-4	PTH	via	mech.	unknown	unknown	0.250	0.000	0.000	133	0	0	0
pth_1	122	1-4	PTH	comp.	mech.	unknown	unknown	4.400	0.000	0.000	4	0	0	0
pth_1	123	1-4	NPTH	mech.	mech.	unknown	unknown	1.200	0.000	0.000	2	0	0	0

Drill Tools - Drill vs Copper - Original

File	Tool Nr.	Span	Type	Function	Method	Dia.	Ring on Outer	Ring on Inner	Min. Pad Size	Via in Pad	Plated to Copper Clr.			
											!Min.Clr.Overall!	!Min.Clr.toPad!	!Min.Clr.toTrace!	!Min.Clr.toRegion!
						mm	mm	mm	mm		mm	mm	mm	mm
pth	124	1-4	PTH	comp.	mech.	0.800	0.400	0.400	1.600		0.654	0.714	>0.800	0.654
pth	125	1-4	PTH	comp.	mech.	0.800	0.400	0.400	1.600		0.663	>0.800	>0.800	0.663
pth	126	1-4	PTH	via	mech.	0.300	0.149	0.150	0.598	0	0.350	0.350	0.350	0.404
pth	127	1-4	PTH	via	mech.	0.200	0.242	0.150	0.500	0	0.404	>0.800	>0.800	0.404
pth	128	1-4	PTH	via	mech.	0.250	0.150	0.150	0.550	0	0.375	0.429	0.375	0.404
pth_1	122	1-4	PTH	comp.	mech.	4.400	>0.800	>0.800	> 6.000		>0.800	>0.800	>0.800	>0.800
pth_1	123	1-4	NPTH	mech.	mech.	1.200	>0.800	>0.800						

Sequences - Original

Span	Type	Tools	Min. End Dia.	Max. End Dia.	Holes	Ring on Outer	Ring on Inner	Hole to Copper Clr.	Hole to Hole Clr., within Seq.		Overlapping Holes, within Seq.	Hole to Hole Clr., between Seqs		Hole to Outline Clr.	Slot to Outline Clr.
									Any Net	Diff. Net		Any Net	Diff. Net		
			mm	mm		mm	mm	mm	mm	mm		mm	mm	mm	mm
1-4	PTH	6	0.200	4.400	406	0.149	0.150	0.350	0.450	0.500	No	>0.800	>0.800	1.850	>6.400
1-4	NPTH	1	1.200	1.200	2	>0.800	>0.800	0.259	>1.600		No	>0.800		3.922	>6.400
All	All	7	0.200	4.400	408	0.149	0.150	0.259	0.450	0.500	No	>0.800	>0.800	1.850	>6.400

Rout Tools - Original

File	Tool Nr.	Type	Tool Dia.	End Dia.	Rout Length	Nibble Count
			mm	mm	mm	

Routed Holes - Original

File	Hole Nr.	Instances	X Size	Y Size	Rout Length	Nibble Count
			mm	mm	mm	

CircuitHub
The information on this document is not only based on files in a clearly defined format, but also on freely structured files and inference rules. CircuitHub strives to make it as accurate as possible, but it cannot guarantee the result in all situations. This information is used at the sole risk of its user.

Name	rev_67613.zip	Id.	29810 - QED Check Todo's
Report Generated on	Jul 18, 2025, 11:57:07 AM	Customer	
Board Id		Article Id	

Sequences Analysis - Original

File	Pos.	Stacked Vias	Overlapped Vias	Via Plug Clr.	Top Tool			Bottom Tool		
					Top Drill File	Tool Nr.	Dia.	Bottom Drill File	Tool Nr.	Dia.
				mm			mm			mm

SMD (Incl. BGA) - Original

	SMD (Incl. BGA)				SMD (Excl. BGA)	BGA				
Side	Pads	Min. Pad	Pitch of Min. Pad	Solder Mask Defined Pads	Pads	Pads	Min. Pad	Min. Pitch	All Tracks Centered	Drilled Pads
		mm	mm				mm	mm		
Top	363	0.200	0.500	0	363	0				
Bottom	48	0.300	0.500	0	48	0				
Both	411	0.200	0.500	0	411	0				

Solder Mask - Original

Side	Mask to Mask Clr.	Web	Ring on Cu Defined Pads	Ring on SM Defined Pads	Mask to Copper Clr.	Mask Opening	Fully Covered Via Holes	Partly Covered Via Holes	One Side Covered Vias	Both Sides Covered Vias	No Side Covered Vias
	mm	mm	mm	mm	mm	mm					
Top	0.003	0.003	0.050	>0.250	0.006	0.203	Yes	No			
Bottom	0.003	0.097	0.050	>0.250	0.017	0.203	Yes	No			
Both	0.003	0.003	0.050		0.006	0.203	Yes	No	No	Yes	Yes

Carbon Masks - Original

File	Position	Carbon Width	Carbon to Carbon Clr.	Clr. to Plated Hole	Clr. to Outline	Layer Area	
		mm	mm	mm	mm	dm^2	%

Peeloff Masks - Original

File	Position	Min. Peelable Width	Peelable to Peelable Clr.	Clr. to Plated Hole	Clr. to Outline	Layer Area	
		mm	mm	mm	mm	dm^2	%

Legend Layers - Original

File	Position	Legend Width	Legend to Legend Clr.	Legend to (Comp/SMD/BGA) Pad Clr.	Layer Area	
		mm	mm	mm	dm^2	%
silk-top	top	0.127	0.034	0.000	0.0447	7
silk-bot	bottom	0.200	0.133	0.134	0.0032	1

Gold Layers - Original

File	Position	Gold to Gold Clr.	Clr. to Outline	Layer Area	
		mm	mm	dm^2	%

The information on this document is not only based on files in a clearly defined format, but also on freely structured files and inference rules. CircuitHub strives to make it as accurate as possible, but it cannot guarantee the result in all situations. This information is used at the sole risk of its user.

Name	rev_67613.zip	Id.	29810 - QED Check Todo's
Report Generated on	Jul 18, 2025, 11:57:07 AM	Customer	
Board Id		Article Id	

Heatsink Layers - Original

File	Position	Heatsink to Heatsink Clr.	Clr. to Outline	Layer Area	
		mm	mm	dm^2	%

Scoring - Minimum Clearance - Original

No license to generate this information.

Bare Board Test - Original

Side	Testable Points (TPs)	Max. TP Density	SMD Pads	Min. SMD Pad	Pitch of Min. SMD Pad	Edge Connector Fingers	Number of Nets
		TP/dm^2		mm	mm		
Top	392	2531	363	0.200	0.500	0	
Bottom	77	713	48	0.300	0.500	0	
Both	469	2531	411	0.200	0.500	0	86

DFM Classes - Original

			Standard						Advanced		
			1	2	3	4	5	6	7	8	9
Track & Gap	Min Clearance (Track-Track / Track-Pad / Pad-Pad)	0.150	0.300	0.250	0.200	0.150	0.130	0.120	0.100	0.075	0.060
	Min Track Width / Thermal Gap	0.131	0.300	0.250	0.200	0.150	0.130	0.120	0.100	0.075	0.060
Ring for IPC Class 2	Outer Min Layer Annular Ring	0.149	0.250	0.220	0.200	0.150	0.130	0.120	0.100	0.075	0.060
	Inner Min Layer Annular Ring	0.150	0.250	0.220	0.200	0.150	0.130	0.120	0.100	0.075	0.060
Aspect Ratio	Max Aspect Ratio for Plated Hole	8.000	8.000	8.000	8.000	8.000	10.000	10.000	10.000	10.000	10.000
Drill - Cu	Distance PTH to PTH	0.450	0.600	0.500	0.400	0.350	0.300	0.300	0.275	0.250	0.230
	Distance NPTH to Cu on inner layers	0.259	0.250	0.250	0.200	0.200	0.150	0.150	0.150	0.100	0.100
	Distance NPTH to Cu on outer layers	0.259	0.250	0.250	0.200	0.200	0.150	0.150	0.150	0.100	0.100
Cu Thickness	Max Cu Thickness that can be etched		0.175	0.140	0.105	0.070	0.070	0.035	0.035	0.035	0.017
Solder Mask	Solder Mask Annular Ring	0.006	0.100	0.075	0.050	0.050	0.050	0.050	0.040	0.030	0.010
	Solder Mask SolderWeb	0.003	0.150	0.125	0.100	0.100	0.100	0.100	0.080	0.075	0.075

Todo's - Original

Please check the from-to index of plated/mixed drill layers with span (1-4)

Input Remarks - Original

Gerber import: Gerber X2 attribute specification '%TA.AperFunction,ViaDrill,NotFilled' is deprecated, continuing. 'drill.pho' (at line 14)

Gerber import: Gerber X2 attribute specification '%TA.AperFunction,OtherPad,Pad X1-0 (220.3mm,142.6mm)' is invalid, continuing. 'silkscreen-top.pho' (at line 17)

Gerber Job File import: DISCREPANCY: Extra top layers mismatch between Gerber Job File and current job stackup.

NetCompare passed without errors

The information on this document is not only based on files in a clearly defined format, but also on freely structured files and inference rules. CircuitHub strives to make it as accurate as possible, but it cannot guarantee the result in all situations. This information is used at the sole risk of its user.

Name	rev_67613.zip	Id.	29810 - QED Check Todo's
Report Generated on	Jul 18, 2025, 11:57:07 AM	Customer	
Board Id		Article Id	

Customer and Job Identification - Original

Customer			
Customer		Contact Person	
Email			

Customer and Job Identification - Original

Job			
Article Id		Board Id	
DPMX Output Path	CH		


Comments - Original

CircuitHub
The information on this document is not only based on files in a clearly defined format, but also on freely structured files and inference rules. CircuitHub strives to make it as accurate as possible, but it cannot guarantee the result in all situations. This information is used at the sole risk of its user.

Name	rev_67613.zip	Id.	29810 - QED Check Todo's
Report Generated on	Jul 18, 2025, 11:57:08 AM	Customer	
Board Id		Article Id	


Summary Minimum Design Characteristics - Locations - Original

1




Copper Width
Outer Layers
0.127 mm

2




Critical Copper Width
Outer Layers
0.131 mm

3




Trace Width
Outer Layers
0.200 mm

4




Critical Trace Width
Outer Layers
0.200 mm

5



Copper to Copper Clr.
Outer Layers
0.150 mm

6




Trace to Trace Clr.
Outer Layers
0.150 mm

The information on this document is not only based on files in a clearly defined format, but also on freely structured files and inference rules. CircuitHub strives to make it as accurate as possible, but it cannot guarantee the result in all situations. This information is used at the sole risk of its user.


Name	rev_67613.zip	Id.	29810 - QED Check Todo's
Report Generated on	Jul 18, 2025, 11:57:08 AM	Customer	
Board Id		Article Id	

7




Same Net Clr.
Outer Layers
0.050 mm

8




Ring
Outer Layers
0.149 mm

9




Copper to Outline Clr.
Outer Layers
0.249 mm

10




Copper Width
Inner Layers
0.117 mm

11



Copper to Copper Clr.
Inner Layers
0.150 mm

12




Same Net Clr.
Inner Layers
0.128 mm

CircuitHub
The information on this document is not only based on files in a clearly defined format, but also on freely structured files and inference rules. CircuitHub strives to make it as accurate as possible, but it cannot guarantee the result in all situations. This information is used at the sole risk of its user.


Name	rev_67613.zip	Id.	29810 - QED Check Todo's
Report Generated on	Jul 18, 2025, 11:57:08 AM	Customer	
Board Id		Article Id	

13




Ring
Inner Layers
0.150 mm

14




Copper to Outline Clr.
Inner Layers
0.249 mm

15




Copper to Plated Clr.
Outer Layers
0.350 mm

16




Copper to Plated Clr.
Outer Layers
(!Min.Clr.toPad!)
0.350 mm

17



Copper to Plated Clr.
Outer Layers
(!Min.Clr.toTrace!)
0.350 mm

18




Copper to Plated Clr.
Outer Layers
(!Min.Clr.toRegion!)
0.404 mm


The information on this document is not only based on files in a clearly defined format, but also on freely structured files and inference rules. CircuitHub strives to make it as accurate as possible, but it cannot guarantee the result in all situations. This information is used at the sole risk of its user.

Name	rev_67613.zip	Id.	29810 - QED Check Todo's
Report Generated on	Jul 18, 2025, 11:57:09 AM	Customer	
Board Id		Article Id	


19




20




21




22



23




24




CircuitHub
The information on this document is not only based on files in a clearly defined format, but also on freely structured files and inference rules. CircuitHub strives to make it as accurate as possible, but it cannot guarantee the result in all situations. This information is used at the sole risk of its user.

Name	rev_67613.zip	Id.	29810 - QED Check Todo's
Report Generated on	Jul 18, 2025, 11:57:09 AM	Customer	
Board Id		Article Id	


25



26



27



CircuitHub
The information on this document is not only based on files in a clearly defined format, but also on freely structured files and inference rules. CircuitHub strives to make it as accurate as possible, but it cannot guarantee the result in all situations. This information is used at the sole risk of its user.