



## QUIZ-8

Duration: 15 mins

1. Determine the value of  $T_{pd}$  and  $T_{cd}$  in order to satisfy the setup time and hold time constraints . (5+5)



Ans:



Since the launch flop is negative edge triggered and the capture flop is positive edge triggered, the effective time between the launch edge and capture edge are:

## QUIZ-8

$$RT = T_{clk}/2 + T_{capture} - T_{launch} - T_{setup}$$

[2 marks]

Here  $T_{capture} = (T_{buff} + T_{wire})$

$$T_{launch} = 2ns$$

$$\text{Data arrival time (AT)} = T_{pcq} + T_{wire} + T_{pd}$$

[2 marks]

Therefore, in order to satisfy max time constraint,

$$RT \geq AT$$


$$T_{clk}/2 + (T_{buff} + T_{wire}) - T_{launch} - T_{setup} \geq T_{pcq} + T_{wire} + T_{pd}$$

$$\Rightarrow 30/2 + (2+1) - 2 - 2 \geq 2 + 1 + T_{pd}$$

$$\Rightarrow T_{pd} \leq 11ns$$

[1 mark]

Hold condition is checked prior to the capture edge.



$$\text{Here Required time (RT)} = T_{hold} - (T_{clk}/2 - T_{capture} + T_{launch})$$

[2 marks]

$$\text{Data Arrival Time (AT)} = T_{ccq} + T_{wire} + T_{cd}$$

[2 marks]

In order to satisfy hold time constraints  $AT \geq RT$

$$T_{ccq} + T_{wire} + T_{cd} \geq T_{hold} - (T_{clk}/2 - T_{capture} + T_{launch})$$

$$\Rightarrow 1.5 + 1 + T_{cd} \geq 2 - (30/2 - (2+1) + 2)$$

$$\Rightarrow T_{cd} \geq -14.5ns$$

Since the delay can't be negative. This circuit will always satisfy the hold time constraint for any  $T_{cd}$ .

[1 mark]

## QUIZ-8