

CSE/ECE 511 EndSem Solution

Q1

RAM AL = 200

With L1 AL = 10 (hit)

With L1 AL = 210 (Miss)

Let miss rate be m

$$\begin{aligned} \text{AMAT} &= \text{hitrate} \cdot \text{hitlatency} + \text{missrate} \cdot \text{misslatency} \\ &= (1-m) \cdot 10 + m \cdot (210) \end{aligned}$$

AMAT \leq 200 (for cache to be useful)

$$m \leq 19/20$$

Q2

The number of sets in the cache = $(16 * 2^{10}) / (2 * 32) = 256$

Since a word size is 4 bytes, int is word-sized and the size of a cache block is 32 bytes, the number of ints that would fit in a cache block is 8.

In the first loop:

Every miss followed by 3 successive hits and then this will go till $i = 1022$.

$i = 0 \Rightarrow$ access $a[0]$ - compulsory miss

$i = 2 \Rightarrow$ access $a[2]$ - hit

$i = 4 \Rightarrow$ access $a[4]$ - hit

$i = 6 \Rightarrow$ access $a[6]$ - hit

$i = 8 \Rightarrow$ access $a[8]$ - Compulsory miss

.....

.....

.....

.....

Therefore total miss in the first loop = 128

And hits = 384

In Second Loop:

Access to $a[0]$ will result in a hit because it is still in cache.

Access to $a[1024]$ will result in a compulsory miss and will map to one of the cache lines of set 128 access to $a[1024*2]$ will result in a compulsory miss and will map to one of the cache lines of set 0 and this will carry on.

Therefore the total number of misses in the second loop will be $1024 - 1$ and hit = 1

Total hits = 1 + 384 = 385

Total miss = 1023 + 128 = 1151

Q3.

Branch	Current state Prediction	Prediction	Actual	Correct (C) Incorrect (I)	New state	
BEQZ	00	N	N	C	00	for 5 loop iterations BEQZ accuracy = 5/5 = 100%
BNEZ	00	N	T	I	01	
BEQZ	01	N	N	C	00	
BNEZ	00	N	T	I	01	
BEQZ	01	N	N	C	00	
BNEZ	00	N	T	I	01	BNEZ accuracy = 1/5 = 20%
BEQZ	01	N	N	C	00	
BNEZ	00	N	T	I	01	
BEQZ	01	N	N	C	00	
BNEZ	00	N	N	C	00	

Q4. a)

[illegible]

0.6 for MULf; ADDf F4,F1,F3; ST; ADDI RD,RD,4; BNE R1, R2,loop
0.25 marks for rest instruction

b)

Int(1)	Int(1)	Add(3)	Mul(4)	Memf(4)	Mul(3)
ADDI R2, R0, 100	ADDI R1, R0, 0 ADDI R1, R1, 2	ADDI F1, F0, C		LD F1, 0(RA) LD F2, 0(RB)	
			MUL F3, F2, FC	LD F2, 4(RB)	
	ADDI RB, RB, 8				
		ADD F4, F1, F3		LD F1, 4(RA)	
	ADDI RA, RA, 8		MUL F3, F2, FC		
ADDI RD, RD, 4				ST F4, 0(RD)	
		ADD F4, F1, F3			
				ST F4, 4(RD)	
ADDI RD, RD, 8	BNE R1, R2, loop				

Here, we have considered LEB scheduling as mentioned in the question

Incremented by 8=0.25

0.25 for each

Q6.

By register renaming, we were able to remove WAW hazard between instr. 2 and instr.4, and execute instr. 4 early. Similarly, we were able to remove WAR hazard between instr.6 and instr. 7.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
ADD R4, R2, R3	F	D	I	R	X	W																		
LD.f F1, 0(R1)		F	D	I	R	X ₁	X ₂	X ₃	W															
MUL.f F2, F3, F1			F	D	I	I	I	I	I	R	X ₁	X ₂	X ₃	X ₄	W									
LD.f F1, 0(R2)				F	D	I	R	X ₁	X ₂	X ₃	W													
SUB.f F4, F2, F1					F	D	I	I	I	I	R	X ₁	X ₂	X ₃	W									
ST.f F4, 0(R2)						F	D	I	I	I	I	I	I	I	I	R	X ₁	X ₂	X ₃	W				
ADDI R2, R2, 3							F	D	I	R	X	W												
SUBI R4, R1, 4								F	D	I	R	X	W											

Or

ADD R4, R2, R3	F	D	I	R	W
LD.f F1, 0(R1)					
MUL.f F2, F3, F1					RAW.
LD.f F1, 0(R2)					WAR.
SUB.f F4, F2, F1					RAW
ST.f F4, 0(R2)					RAW
ADDI R2, R2, 3					WAR
SUBI R4, R1, 4					

F D I R x_1 x_2 x_3 W

F D I R x_1 x_2 x_3 W

F D I I I I I R R_1 R_2 R_3 R_4 W

F D I ~~R~~ x_1 x_2 x_3 W

F D I I I I I R S_1 S_2 ~~S_2~~ W

F D I I I I I I I I ~~I~~ ~~R~~ x_1 x_2 x_3 W

F D I R x_1 x_2 x_3 W

F D I R x_1 x_2 x_3 ~~x_3~~ ~~x_3~~ W