

Duration: 15 mins

1. Determine the value of Tpd and Tcd in order to satisfy the setup time and hold time constraints . (5+5)



Ans:



Since the launch flop is negative edge triggered and the capture flop is positive edge triggered, the effective time between the launch edge and capture edge are:

Here Tcapture = (Tbuff+ Twire)

Tlaunch = 2ns


Data arrival time (AT)= Tpcq+ Twire+ Tpd [2 marks]

Therefore, in order to satisfy max time constraint,

Tclk/2 + (Tbuff+ Twire) -Tlaunch-Tsetup >= Tpcq+Twire+Tpd

$$=>$$
 30/2 + (2+1)-2-2 >= 2+1+Tpd

Hold condition is checked prior to the capture edge.



Tclk/2-(Tcapture-Tlaunch)

In order to satisfy hold time constraints AT>=RT

$$=>$$
 1.5 + 1 + Tcd $>=$ 2-(30/2-(2+1)+2))

Since the delay can't be negative. This circuit will always satisfy the hold time constraint for any Tcd.

[1 mark]