

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21
MOV R14 R15	F	D	X	M	W																	
LD R4 0(R5)	F	D	X	M	W																	
LD R2 4(R4)			F	D	D	D	D	X	M	W												
LWI R10 #0				F	F	F	F	D	X	M	W											
BEG R14 R15 L1								F	D	X	M	W										
ADD R7 R8 R9								F	D	-	-	-										
SUB R7 R3 R6								F	-	-	-	-										
L1: BNEZ R10, L2									F	D	X	M	W									
ADD R11 R12 R13									F	D	X	M	W									
ADD R11 R1 R15											F	D	X	M	W							
L2: ADD R1 R11 R3												F	D	D	D	D	X	M	W			

Total no. of cycles = 21

b.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MOV R14 R15	F	D	X	M	W											
LD R4 (R5)		F	D	X	M	W										
LD R2 4(R4)			F	D	D	X	M	W								
LWI R10 #0				F	F	D	X	M	W							
BEB R14 R15 L1					F	D	X	M	W							
ADD R7 R8 R9						F	D	-	-	-						
SUB R7 R3 R6						F	-	-	-	-						
21: BNEZ R10, L2							F	D	X	M	W					
ADD R11 R12 R13								F	D	X	M	W				
ADD R11 R1 R15									F	D	X	M	W			
12: ADD R1 R1 R3										F	D	X	M	W		
Total no. of cycles = 16																

Q2

- $10,000 * 32 / 8 = 40,000$  bytes - 2 Marks
- 3:1 for L : S type instruction therefore 7500 instruction of L and remaining 2500 instruction of S. Therefore  $7500 * 4\text{bytes} + 2500 * 2\text{bytes} = 30,000 + 5,000 = 35,000\text{bytes}$ . These 7500 instructions will be stored in ImemA and the rest 2500 instructions will be stored in ImemB. - 2 Marks
- 10,000 instructions and 4 bytes for the address of each instruction therefore 40,000bytes for sending address.  
 $40,000 * 1$  (for sending address) +  $40,000 * 1$  (sending instruction data back) nJ = 80,000nJ. - 2 Marks
- 40,000 nJ for sending address since for both instruction memory, address space is 32-bit.  $7500 * 4 * 1 = 30,000\text{nJ}$  for sending instruction data back for type L instructions from ImemA.  $2500 * 2 * 3 = 15,000\text{nJ}$  for sending instruction data back for type S instructions from ImemB. Therefore total is :  
 $40,000$  (for sending address) +  $45,000$  (sending instruction data back) nJ = 85,000nJ. - 2 Marks
- Total bytes transferred = 80,000. Therefore, we need 80,000ms - 2 Marks
- Total bytes transferred = 75,000. Therefore, we need 75,000ms - 2 Marks

- g. In FL-ISA there are no 16-bit instructions hence no memory is required in Imem B.

ISA	Imem A	Imem B
FL-ISA	40,000 Bytes (0.5 Mark)	0 Bytes (0.5 Mark)
VL-ISA	$7500 * 4 = 30,000$ Bytes (0.5 Mark)	$2500 * 2 = 5000$ Bytes (0.5 Mark)

- h. VL-ISA takes less time hence will be preferred for server-type processors whereas FL-ISA takes less energy and hence will be preferred for mobile-based processors. - 1 Mark
-

Q3

Direct Mapping

$$\text{cycle time} = 0.4 \text{ ns}$$

$$\text{miss rate} = 6.8\%$$

$$\text{miss penalty} = 100 \text{ ns}$$

$$\text{hit time} = 1 \text{ cycle}$$

$$\text{AMAT} = \text{hit time} + \text{MR} \times \text{MP}$$

$$= 1 \times 0.4 + \frac{6.8}{100} \times 100$$

$$= 0.4 + 6.8 = \boxed{7.2 \text{ ns}}$$

-1.5

2-way set-associative

$$\text{cycle time} = 1.4 \text{ ns}$$

$$\text{MR} = 4.9\%$$

$$\text{AMAT} = \text{HT} + \text{MR} \times \text{MP}$$

$$= 1.4 + \frac{4.9}{100} \times 100 = 4.9 + 1.4 = \boxed{6.3 \text{ ns}}$$

-1.5

4-way

$$\text{MR} = 4.4\%$$

$$\text{cycle time} = 1.4 \text{ ns}$$

$$\text{AMAT} = \text{HT} + \text{MR} \times \text{MP}$$

$$= 1.4 + \frac{4.4}{100} \times 100 = 4.4 + 1.4 = \boxed{5.8 \text{ ns}}$$

-1.5

As associativity increases the AMAT decreases

-0.5

Q4.

[Address 100 and add 106 data loaded in cache, 2.5marks]  
 [0.5 for each miss, hit, compul, or capacity => 4.5marks]  
 [1 mark for each dirty\_bit=1 mark,=> 3 marks]  
 [LRU correctly used, 2 marks]  
 [0.5 marks for each correct register value=> 3 marks]

LD R3, [100]	R3 = 55	Miss	Compul.
LD R1, [106]	R1 = 21	Miss	Compul.
ADD R4, R3, 0(R1)	R4 = 76	—	—
ST R4, [105]	—	Hit	—
SUB R5, R2, R1	R5 = 82	—	—
ST R5, [103]	—	Hit	—
LD R2, [104]	R2 = 69	Miss	capacity
ADD R7, R1, R2	R7 = 90	—	—
ST R7, [104]	—	Hit	—

Final Cache State

Add.	Data	Dirty Bit	or	Add.	Data	Dirty Bit
103	82	1		103	82	1
105	76	1		105	76	1
104	90	1		102	18	0
101	7	0		104	90	1
100	55	0		100	55	0
106	21	0		106	21	0