Q1.An in-order machine with 5 pipeline stages can issue, decode, and execute one instruction in a cycle. Assume memory/register reads and writes take a single cycle. There are separate instruction and data memories. Draw the pipeline diagram for the below instructions.

LW R2, 0(R5) LW R3, 0(R6) ADD R1, R2, R3 SW R1, 0(R4) ADDI R4, R4, 4 ADDI R5, R5, #4 ADDI R6, R6, #4

- a) Assume that there is NO BYPASSING. Instruction stalls in the decode stage if any of the operands are not available.
- b) Assume that all bypass paths are provided.
- c) Assume bypassing and a pipeline where memory is composed of 2 stages each taking 1 cycle. Only one instruction can access the memory at a time. Note the memory stage would have a structural hazard only if an instruction is using the memory.

Ans.

a.

LW R2, 0(R5)	F	D	Х	М	W										
LW R3, 0(R6)		F	D	Х	М	W									
ADD R1, R2, R3			F	D	D	D	Χ	М							
SW R1, 0(R4)				F	F	F	D	D	D	Χ	М	W			
ADDI R4, R4, 4							F	F	F	D	Χ	М	W		
ADDI R5, R5, #4										F	D	Х	М	W	
ADDI R6, R6, #4											F	D	Χ	М	W

b. Assume that all bypass paths are provided.

LW R2, 0(R5)	F	D	Х	М	W							
LW R3, 0(R6)		F	D	Х	М	W						
ADD R1, R2, R3			F	D	D	Х	М	W				
SW R1, 0(R4)				F	F	D	Χ	М	W			
ADDI R4, R4, 4						F	D	Х	Μ	8		
ADDI R5, R5, #4							F	D	Χ	Μ	W	
ADDI R6, R6, #4								F	D	Х	М	W

int sum = 0;

LW R2, 0(R5)	F	D	Х	М1	M2	W									
LW R3, 0(R6)		F	D	Х	Х	М1	М2	W							
ADD R1, R2, R3			F	D	D	D	D	Х	М1	M2	W				
SW R1, 0(R4)				F	F	F	F	D	Х	М1	M2	W			
ADDI R4, R4, 4								F	D	Х	М1	M2	W		
ADDI R5, R5, #4									F	D	Х	M1	M2	W	
ADDI R6, R6, #4										F	D	Х	M1	M2	W

Q2. Given the following 3-codes, calculate the number of mispredictions by 1-bit predictor. Assume Not Taken (NT) state at the start.

```
For (int i =0;i<50;i++){
        Sum +=i;
}
For (int i = 0; i < 50; i++){
        Sum +=i+50;
}
Ans.
For the first loop, the condition is given by:
MP = mispredict
CP = correct predict
→ For predictor with 1-bit history table
i=0 NT T MP
I=1 T T CP
I = 2 T T CP
I = 49 T T CP
I = 50 T NT MP
```

At the end of the first loop, NT state is present again. The second loop has the same mispredictions (2) as the first one. Total number of mispredictions = 2*2 = 4

Q3. What states do 1-bit and 2-bit branch predictors go through for the following branch patterns? History of the branch is N T N T N T for 1 bit, and 2 bit write the worst case prediction pattern for

least accuracy(mention accuracy also) in both the cases (Assume it starts from strongly not taken in both 1 bit and 2 bit)

History	N	Т	N	Т	N	Т				
1 bit										
Prediction	N									
Accuracy										
Next State										
2 bit										
Prediction	N									
Accuracy										
Next State										

Ans)

History	N	Т	N	Т	N	Т			
1-bit									
Prediction	N	N	Т	N	Т	N			
Next State	0	1	0	1	0	1			
Accuracy	1/7								
2 bit									
Prediction	N	N	N	N	N	N			
Next State	00	01	00	01	00	01			
Accuracy	4/7								

Q4. Schedule the following instructions using the VLIW EQ model. There are two integer units, one floating point unit and two load/store units. Floating point instructions are indicated using the ".S" extension. All floating point operations take 3 clock cycles, integer one and load-store take 4 clock cycles. Assume that the compiler does not reorder the instructions and branches are implemented using integer units.

loop:MUL R1, R2, R3

LW R2, 0(R3)

DIV.S F1, F2, F3

ADD R3, R1, R4

SUB R5, R6, R7

ADD.S F4, F5, F6

SW R5, 4(R7)

BNE R1, R5, loop

Ans. Note: Multiple Ways exist to solve. This is one of the ways.

l1	12	F	LS1	LS2
MUL R1, R2, R3		DIV.S F1, F2, F3	LW R2, 0(R3)	
SUB R5, R6, R7	ADD R3, R1, R4	ADD.S F4, F5, F6	SW R5, 4(R7)	
BNE R1, R5, loop				

Note that there is no RAW hazard while scheduling MUL R1, R2, R3 and LW R2, O(R3) as LW modifies R2 only at the end of 5th cycle. Hence, MUL reads the old value of R2.

Q5. Assume I2OI architecture with in-order fetch, decode and issue; out-of-order execute and writeback; in-order commit. The pipeline has 4 functional units: ALU (1 cycle X0), Loads (2 cycles, L0 and L1), Store (1 cycle, S0) and multiply (4 cycles, Y0, Y1, Y2, Y3).

0: MUL R6, R7, R8

1: ADD R9, R6, R11

2: MUL R7, R1, R2

3: LW R10, R12

Show the pipeline diagram.

Ans.

MUL R6, R7, R8	F	D	I	Y0	Y1	Y2	Y3	W	С						
ADD R9, R6, R11		F	D	Ι	I	1	I	X 0	W	С					
MUL R7, R1, R2			F	D	D	D	D	I	Y0	Y1	Y2	Y3	W	С	
LW R10, R12				F	F	F	F	D	I	L0	L1	W	r		С

Q6. Consider a Prefetch-on-miss hardware data prefetching that prefetches 'n+1' when 'n' memory access is requested. The prefetched data is placed in the cache like any other memory access. When the prefetched data ('n+1') is requested, it prefetches the data in the next address ('n+2').No pretching is done if the data of the address is present already.


Given a empty 2 way set associative cache with eight 2-byte locations and with the following memory configuration, determine the data in cache with each memory access.

Access Pattern:100, 109, 108, 107, 101, 102, 103 Note that memory address are in decimal.

Address	Data
100	0x100
101	0x101
102	0x102
103	0x103
104	0x104
105	0x105
106	0x106
107	0x107
108	0x108
109	0x109
110	0x110

Ans. Given the cache with 8 locations and 2 way set associative, the number of sets are 4. Hence, the set is determined by (address mod 4) scheme. Given, memory access pattern as: (Yellow: Set 0, Green:Set 1, Blue: Set 2, Red: Set 3)

100:



109:

0x100	
0x101	
0x109	
0x110	

108:

0x100 0x108 0x101 0x109 0x110

107:

0x100 0x108 0x101 0x109 0x110 0x107

0x101:

0x100 0x108 0x101 0x109 0x110 0x102 0x107

0x102:

0x100 0x108 0x101 0x109 0x110

0x102

0x107

0x103