CSE/ECE 511: Practice Questions

Q1. A program P is compiled for an ISA with 3 types of instructions, say A, B and C. Moreover, P's binary has 1,000,000 instructions. Each of these types of instructions has different execution latencies and relative frequencies associated with them. The latencies and the relative frequencies for these instructions in P are as follows:

Instruction Type	Relative Frequency	Execution Latency in cycles
Type A	20%	10 cycles
Туре В	10%	8 cycles
Type C	70%	5 cycles

Using this information, compute

- A. The average cycles per instruction (CPI) for P running on this CPU.
- B. The minimum clock frequency (in cycles per second, i.e. Hz) at which the CPU must run to execute P in less than 5 seconds.

Ans.

A. Total instructions in P = 1,000,000

Expected cycles per instruction in P = (0.2 * 10) + (0.1 * 8) + (0.7 * 5) = 2 + 0.8 + 3.5 = 6.3

B. Assuming the frequency of the CPU to be f, the execution time = 1,000,000 * 6.3 * (1/f) For execution time = 5 seconds,

```
5 = 6,300,000/f
=> f = 6,300,000/5
=> f = 1,260,000Hz = 1.26MHz
```

- **Q2.** Various ISAs can be classified into two broad categories: fixed length and variable length. In fixed-length ISAs, each instruction occupies the same amount of memory. On the other hand, in variable-length ISAs, each instruction may occupy different amounts of memory. Suppose you are given two CPUs, say CPU-A and CPU-B, which support a fixed length ISA (ISA-A) and a variable length ISA (ISA-B), respectively. Now, let's say that there is a program (P) that is compiled in both ISAs such that it can run on both CPUs.
 - When P is compiled for ISA-A, the compiler generates 1024 instructions, each of length 8 bytes.
 - When P is compiled for ISA-B, the compiler generates 1024 instructions, out of which 12.5% are of type-1, 37.5% are of type-2, and the remaining are of type-3. Type-1 instructions occupy 16 bytes in the memory, type-2 instructions occupy 8 bytes in the memory, and type-3 instructions occupy 4 bytes in the memory.
 - a. Calculate the binary size for P when it is compiled for ISA-A and ISA-B.
 - b. Based on your calculations done in part a. of this question, predict which of the two CPUs will have a higher cache hit rate, assuming that both the CPUs have the same cache architecture. Justify your answer.

- c. Which of the two CPUs will have a simpler pipeline? Justify your answer.
- d. Based on your answers for the previous parts, which of the two CPUs would be faster? Justify your answer.

Ans.

a.) Total instruction footprint for ISA-A = Number of instructions * Size of instruction = 1024 * 8 = 8192 bytes = 8 kilobytes

Total instruction footprint for ISA-B = Number of instructions * Expected size of instructions = 1024 * [(16 * 0.125) + (8 * 0.375) + (4 * 0.5)] = 1024 * (2 + 3 + 2) = 1024 * 7 = 7168 bytes = 7 kilobytes

- b.) Assuming that everything else is the same except the ISA, CPU-B, which runs ISA-B, will have a higher hit rate because the program size for it is smaller, which would result in a higher percentage of instructions sitting in the lower level and faster caches.
- c.) CPU-A, which runs the fixed length ISA-A would have a simpler pipeline as the decode logic for it would be much simpler, as compared to CPU-B which runs the variable length ISA-B.
- d.) It is impossible to determine which CPU would be faster based on the provided information alone. Although CPU-A would have a faster decoder, the instruction cache misses that it would incur can limit its performance. Similarly, although CPU-B will have a better hit rate, its decode latency can become the bottleneck.
- **Q3.** Consider processor A with a clock frequency of 1 MHz. The processor executes one instruction per cycle.
 - a. Determine the clock period of processor A and the time needed to implement 197 instructions.
 - b. Processor A is now upgraded to a four-stage pipelined processor, say fetch [F], Decode [D], Execute [E], and Writeback [W], which have delays of 180 ns, 190 ns, 140 ns and 170 ns, respectively. The registers between the pipeline stages have a delay of 10 ns (Note: This time includes sequential overheads). Determine the new clock period of the upgraded processor.
 - c. Determine the time needed to implement 197 instructions after the upgradation of the processor. Assume no hazards are present.

Determine the speedup obtained by upgrading the processor [Hint: Take the ratio of time of 197 instructions obtained in parts a and c].

Ans.

- a. Clock period = 1/1 MHz = 10^{-6} s = 1000 ns/ 1 us

 As the processor executes one instruction in one clock cycle, time needed to implement 197 instructions = 197 us
- b. Cycle time = max(stage delay) + register delay = max (180, 190, 140, 170) + 10 = 190 + 10 = 200ns

- c. Pipeline time to process 197 data items
 - = Time taken for 1st data item + Time taken for remaining 196 data items = 1×4 clock cycles + 196×1 clock cycle
 - = 4 x cycle time + 196 x cycle time
 - = 200 x cycle time = 200 x 200 ns = 40×10^{-3} ns = 40 us

Both the answers are acceptable:

Ans 1:

As speed up is inversely proportional to time, speed up obtained = 197 us/40 us = 4.925 (Acceptable range = 4.8-5.1)

OR

Ans 2:

Ratio of time of processor B and A is 40/197 = 0.203 (Acceptable Range = 0.19 - 0.21)

Q4.

- (a) For the same ISA, CPU A runs on frequency 'x' Hz and CPU B runs on frequency 'y' Hz, and x < y is given. Which processor will you use if you want to run an <u>application</u> have large number of instructions and want to execute them in minimum amount of time? Is the above-presented data sufficient to arrive at the conclusion? Why? Why not?
- (b) Assume x Hz = 50 MHz and y Hz = 100 MHz. Cycles per instruction, along with the percentage of each instruction type in the <u>targeted application</u>, are given in the following table:

Instruction Type	CPI for CPU A	CPI for CPU B	% of Instruction type
ALU	3	16	50%
Load/Store	10	30	20%
Branch	5	20	30%

- (i) Find the average CPI and MIPS (million instructions per second) for CPU A and B.
- (ii) Which processor will you choose now for the part (a)?

Answer:

(a) We can not decide which processor should be used as the processor with higher frequency might have significantly high CPI, too, which means to execute the same amount of instructions, more clock cycles might be required, thus overshadowing the gain in speed by virtue of frequency.

(b)

(i) CPI A =
$$0.5*3 + 0.2*10 + 0.3*5 = 5$$

CPI B = $0.5*16 + 0.2*30 + 0.3*20 = 20$

MIPS A = (Clock Cycles per second)/(Clock cycles required for CPU A for 1 Million instructions)

$$\Rightarrow (50*10^6)/(5*10^6) = 10$$

MIPS B = (Clock Cycles per second)/(Clock cycles required for CPU B for 1 Million instructions)

$$\Rightarrow$$
 (100*10⁶)/(20*10⁶) = 5

(ii) On the basis of MIPS, since CPU A can execute 2x the instructions as compared with CPU B in the same time (one second), we should prefer CPU A with lower clock frequency for application to run faster.

Q5. In a program, 90% of it is vectorizable (can be run parallel) if that program is to be run in a system with 9, 90, and 9000 processors. What would be the reasonable number of processors to build into a system for running such a program? Give reasons for choosing the particular number of processors.

Ans:

Using Amdahl's law,

$$S = \frac{1}{(1-F) + \frac{F}{S}}$$
 where F = Fraction enhanced; S= Speedup enhanced

For 9 processors

$$S = \frac{1}{(1 - 0.9) + \frac{0.9}{9}} = 5$$

For 90 processors

$$S = \frac{1}{(1-0.9) + \frac{0.9}{90}} = 9.09$$

For 9000 processors

$$S = \frac{1}{(1 - 0.9) + \frac{0.9}{9000}} = 9.99$$

We would choose the 90 processor system for running such program.

Reason for choosing the 90 processor:

Amdahl's law follows the law of diminishing return; when we go for 9000 processors, we do not gain significant speedup due to the fact that $\frac{F}{S}$ become so small the execution time is determined by the sequential parts i.e. (1-F).

Q6. Consider a four-stage pipeline with stages, Fetch [F], Decode [D], Execute [E] and Writeback [W]. The stages are described below:

- 1. Fetch Fetches the instructions from instruction memory
- 2. Decode Decodes the instructions and type of operations. It also reads the input operands. If the input operands are not present, the decode stage is stalled for one cycle to read the operands after they are made available.
 - a. The address of the unconditional branch is assigned to the PC at the end of the decode stage.
- 3. Execute Executes the instruction in the ALU
- 4. Writeback Updates the register value at the end of the stage.

Determine the number of cycles to execute the following program:

- 1. SUB R1, R2, R3
- 2. ADD R5, R2, R3
- 3. ADD R4, R5, R6

- 4. B 7
- 5. ADD R4, R2, R3
- 6. ADD R5, R4, R2
- 7. B 10
- 8. ADD R8, R9, R10
- 9. SUB R11, R12, R13
- 10. ADD R12, R13, R14

Ans. No. of cycles = 13

	1	2	3	4	5	6	7	8	9	10	11	12	13
SUB R1, R2, R3	F	D	E	w									
ADD R5, R2, R3		F	D	Е	W								
ADD R4, R5, R6			F	D	D	D	Ε	W					
B 7				F	F	F	D	Е	W				
ADD R4, R2, R3							F	-		-			
ADD R5, R4, R2								-	-	-			
B 10								F	D	Е	W		
ADD R8, R9, R10									F	-	-	-	
SUB R11, R12, R13										-	-		
ADD R12, R13, R14										F	D	Е	W

- **Q7.** A processor developed in IIITD is operating at 6GHz and has a three-stage pipeline and the stage delays are T_1 , T_2 and T_3 and it follows the relation $T_1 = 6T_2/7 = 3T_3$.
 - a) What is the delay of each stage in Nanoseconds.
 - b) If the pipeline having the highest latency is split into two stages having equal delay, what will be the new frequency of the Microprocessor in GHz.

[ignored the delays in the pipeline registers]

Ans:

a)

Let 't' be the common multiple of each ratio, then-

$$T_1 = t$$

$$T_2 = 7t / 6$$

$$T_3 = t / 3$$

Then,

Pipeline cycle time

- = Maximum delay due to any stage + Delay due to its register
- $= Max \{ t, 7t/6, t/3 \} + 0$

= 7t/6

Frequency = 1 / Pipeline cycle time = 1 / (7t /6) = 6 / 7t

Given frequency = 6 GHz. So, 6 / 7t = 6 GHz 7t = 1 ns t = 0.142 ns

Stage delay of different stages are-

- Delay of stage-01 = 0.142 ns
- Delay of stage-02 = 0.166 ns
- Delay of stage-03 = 0.047 ns

b)

The stage with longest delay i.e. stage-02 is split up into 4 stages.

After splitting, the delay of different stages are-

Delay of stage-01 = 0.142 ns

Delay of stage-02 = 0.083 ns

Delay of stage-03 = 0.083 ns

Delay of stage-04 = 0.047 ns

Splitted pipeline cycle time

- = Maximum delay due to any stage + Delay due to its register
- = Max { 0.142, 0.083, 0.083, 0.047 } + 0
- = 0.142 ns

New Frequency

= 1 / splitted pipeline cycle time

= 1 / 0.142 ns

= 7.04 GHz

Thus, new frequency = 7.04 GHz.

- **Q8** . Consider a 32-bit machine with a set-associative cache. The total cache size is 16KB, and it is a 4-way set-associative cache. The length of the memory location is 1 byte, and the block size is 16 Bytes.
 - A. Calculate the total number of sets present in the cache.
 - B. Draw the 32-bit memory address showing the tag, index, and offset bits.
 - C. From what memory locations are the data fetched if the 20ABCC88 memory location is

accessed? Determine the set number where it is stored.

Solution:

A) Number of sets = $16KB / 4*2^4 = 2^8$ sets

B)

	Tag (20bits)	Index (8bits)	Offset(4bits)
32	12	11 4	3 0

C) Each cache line stores 4 words. When the address is fetched, it fetches 4 words of data from memory.

One memory location is 8 bits, and the word size of the processor is 32 bits. This implies that 4 memory locations are accessed for every processor word. If the first access was at location 0, for instance, then the next access would be at location 4, then 8 and so on. This implies that the first two bits are irrelevant and are always left as an offset.

The last byte of the address is 8 (1000), which means that the byte is stored at position 10 (binary)/ 3 (decimal). Thus, to fill the cache lines, memory locations 20ABCC80, 20ABCC84, 20ABCC88, and 20ABCCC are fetched.

The bits [11:4] represent the index bits and, hence, the set number. The data is stored at set number C8 (hex)/ 200 (decimal).

- **Q9.** Suppose you have a 32-bit processor with byte-addressable memory. This processor has a 512-byte fully-associative cache with 16-byte cache lines. The cache uses LRU (least recently used) replacement policy.
 - a) What is the total number of cache lines?
 - b) How many sets does this cache have?
 - c) How many cache-line in each set?
 - d) How many bits are required for the tag, index and cache-line offset?
 - e) Mark which address segments denote tag, index and cache-line offset.

Solution:

- a) Total number of cache lines = Cache size/size of cache line = 512/16 =
- 32 b) Since this is a fully associative cache, it only has a single set.
- c) All the cache lines belong to the one and only set, Therefore 32 lines in the set. d) Cache_offset_bits = d

```
2<sup>d</sup>= (size_of_cache_line/size_of_single_memory_address)
2<sup>d</sup>= 16/1
2<sup>d</sup>= 2<sup>4</sup>
d = 4 bits
Index_bits = i
2<sup>i</sup>= number of sets in cache
Number of sets = (cache_size/(cache_line_in_each_set * size of cache line)) (number of sets in fully associative cache = 1)
```

$$2^d$$
 = 1
 2^d = 2^0
 d = 0 bits
Tag = address_size - Index_bits - Cache_offset_bits
Tag = 32-0-4
Tag = 28 bits

e) Address will be broken down in the following manner:

Tag (28bits)	Offset(4bits)				
32 4	3 0				

Q10. Classify the following attributes of a machine as either a property of its microarchitecture or ISA. Clearly state your reason for each property.

Attribute	ISA	Microarchitecture
The latency of each pipeline stage in the machine.		
Addressing modes available for arithmetic operations		
A 5-bit immediate can be specified in an ADD instruction		
The machine has a multi-level cache hierarchy		
The width of general-purpose registers		
ALU bypasses its result to a 2-to-1 mux which feeds its output to one of the inputs of ALU		

Solution:

Attribute	ISA	Microarchitecture
The latency of each pipeline stage in the machine.		V
Addressing modes available for arithmetic operations	V	
A 5-bit immediate can be specified in an ADD instruction	V	
The machine has a multi-level cache hierarchy		V
The width of general-purpose registers	V	
ALU bypasses its result to a 2-to-1 mux which feeds its output to one of the inputs of ALU		V

Q11. Consider a simple in-order superscalar pipeline with 2 pipes. The stages are Fetch, Decode, Execute, Memory and Writeback. The pipeline can fetch, decode and execute 2 instructions in a single cycle. All memory operations take 1 cycle to complete. Two instructions can write to the register file. Assume that instructions stall in the decode stage unless their

operands are available.

ADDIU R1, R1, 1

ADDIU R3, R4, 1

ADDIU R5, R6, 1

ADDIU R7, R5, 1

Draw pipeline diagrams for the given sequence of instructions for the following cases.

- a) In-order processor with no bypassing.
- b) How does the pipeline sequence change with bypassing enabled?

Solution:

a. In-Order processor with no bypassing									
Instruction	C0	C1	C2	СЗ	C4	C5	C6	C7	C8
1	F	D	Х	M	W				
2	F	D	Х	М	W				
3		F	D	Х	M	W			
4		F	D	D	D	D	Х	M	W

b. In-Order processor with bypassing									
Instruction	C0	C1	C2	СЗ	C4	C5	C6	C7	C8
1	F	D	Х	М	W				
2	F	D	Х	М	W				
3		F	D	Х	M	W			
4		F	D	D	Х	M	W		