

 $\ensuremath{\mathbb{Q}} 3$  and  $\ensuremath{\mathbb{Q}} 5$  PFETs conduct when Vgs < B+ - 1V. Normally their gates are pulled to GND and closed, when either comparator activates, they are pulled to 5V and open.

Q3 and Q5 both normally closed FETs. In contrast, Q1 and Q2 gates are pulled high and low respectively to ensure they are default open.