California State University Northridge

ECE 524 - Spring 2023

VGA

Saba Janamian

Agenda

VGA overview

Assignment overview

Video Graphics Array (VGA)

VGA – Video Graphics Array

Video display standard introduced in the late 1980's

VGA – Video Graphics Array

Widely supported by PC graphics hardware and monitors

Used initially with the CRT (cathode ray tube) monitors

Later adopted for LCD (liquid-crystal display) monitors as well

VGA – Characteristic Features

Resolution: 640x480

Refresh Rate: 25Hz, 30Hz, 60Hz (frames / second)

Display: up to 256 colors (8 bits)

RGB: Red, Green, Blue analog signals


VGA connector

A female DE-15 output in a laptop computer



VGA Pinout

Pin	Signal	Description	Connection
1	R	analog red, 0-0.7V	DAC output
2	G	analog green, 0-0.7V or 0.3-1V (if sync-on-green)	DAC output
3	В	analog blue, 0-0.7V	DAC output
4	EDID Interface	function varies depending on standard used	no connect
5	GND	general	GND
6	GND	for R	GND
7	GND	for G	GND
8	GND	for B	GND
9	no pin	or optional +5V	no connect
10	GND	for h_sync and v_sync	GND
11	EDID Interface	function varies depending on standard used	no connect
12	EDID Interface	function varies depending on standard used	no connect
13	h_sync	horizontal sync, 0V/5V waveform	FPGA output
14	v_sync	vertical sync, 0V/5V waveform	FPGA output
15	EDID Interface	function varies depending on standard used	no connect



VGA Controller Ports

```
entity top is

Port ( CLK_I : in STD_LOGIC;

    VGA_HS_O : out STD_LOGIC;


    VGA_VS_O : out STD_LOGIC;

    VGA_R : out STD_LOGIC_VECTOR (3 downto 0);

    VGA_B : out STD_LOGIC_VECTOR (3 downto 0);


    VGA_G : out STD_LOGIC_VECTOR (3 downto 0));

end top;
```





CRT Monitor – Conceptual Diagram






CRT Monitor – Conceptual Diagram






CRT Monitor – Scanning Pattern




CRT Display Timing Example

The protocol involves "scanning" the screen and using two signals called haync and vaync to synchronize the exact location on the screen where cursor is ready to draw.




CRT Display Timing Example


A VGA Driver is typically nothing more than some logic that drives horizontal and vertical sync signals on and off so the scan gun behind your monitor knows when to start shooting the next row or column.




At the start of a line, the horizontal sync signal drops to a logical low for a certain amount of time.




The horizontal sync signal then gets pulsed to a logical high, but at this point, the VGA scan gun is not ready to draw onto the screen; this is called the front porch.




After a specified front porch period, the screen is ready to display onto the screen.




The horizontal sync allows for 640 distinct pixels to be displayed before going into the back porch stage.




In the back porch stage, the VGA scan gun has actually passed the viewable portion of the screen, and cannot paint to the screen.




Finally, the pulse is dropped again, and the process is repeated.



Your first (and most difficult) task will be to capture the VGA Driver behavior as sequential logic.




Both haync and vaync, you need to be able to implement timing diagram in figure below.




Symbol	Balance	V	ertical Syn	Horizontal Sync		
	Parameter	Time	Clocks	Lines	Time	Clocks
T_{S}	Sync pulse time	16.7 ms	416,800	521	32 µs	800
T _{DISP}	Display time	15.36 ms	384,000	480	25,6 µs	640
T_{PW}	Pulse width	64 µs	1,600	2	3.84 µs	96
T_{FP}	Front porch	320 дз	8,000	10	640 ns	16
T _{BP}	Back porch	928 µs	23,200	29	1.92 µs	48

Tpw: Time of the pulse width: How long to keep the signal low




	Balance	V	ertical Syn	Horizontal Sync		
Symbol	Parameter	Time	Clocks	Lines	Time	Clocks
T_S	Sync pulse time	16.7 ms	416,800	521	32 µs	800
TDISP	Display time	15.36 ms	384,000	480	25,6 µs	640
T_{PW}	Pulse width	64 µs	1,600	2	3.84 µs	96
T_{FP}	Front porch	320 дз	8,000	10	640 ns	16
T _{BP}	Back porch	928 µs	23,200	29	1.92 µs	48

Ts: Time period: One complete row/column of information




0	HS.LEGISTON	V	ertical Syn	Horizontal Sync		
Symbol	Parameter	Time	Clocks	Lines	Time	Clocks
T_{S}	Sync pulse time	16.7 ms	416,800	521	32 µs	800
TDISP	Display time	15.36 ms	384,000	480	25,6 µs	640
T_{PW}	Pulse width	64 µs	1,600	2	3.84 µs	96
T_{FP}	Front porch	320 дз	8,000	10	640 ns	16
T_{BP}	Back porch	928 µs	23,200	29	1.92 µs	48

Tdisp: Time of Display: This is the time we can actually display information




Symbol	HS 13 CONTRACTOR	V	ertical Syn	Horizontal Sync		
	Parameter	Time	Clocks	Lines	Time	Clocks
T_{S}	Sync pulse time	16.7 ms	416,800	521	32 µs	800
TDISP	Display time	15.36 ms	384,000	480	25,6 µs	640
T_{PW}	Pulse width	64 µs	1,600	2	3.84 µs	96
T_{FP}	Front porch	320 дз	8,000	10	640 ns	16
T _{BP}	Back porch	928 µs	23,200	29	1.92 µs	48

Tfp: Time front porch: The amount of time for the front porch



Symbol	HS 13 CONTRACTOR	V	ertical Syn	Horizontal Sync		
	Parameter	Time	Clocks	Lines	Time	Clocks
T_{S}	Sync pulse time	16.7 ms	416,800	521	32 µs	800
TDISP	Display time	15.36 ms	384,000	480	25,6 µs	640
T_{PW}	Pulse width	64 µs	1,600	2	3.84 µs	96
T_{FP}	Front porch	320 дз	8,000	10	640 ns	16
T _{BP}	Back porch	928 µs	23,200	29	1.92 µs	48

Tbp: Time back porch: The amount of time for the back porch



Symbol	Balance	V	ertical Syn	Horizontal Sync		
	Parameter	Time	Clocks	Lines	Time	Clocks
T_{S}	Sync pulse time	16.7 ms	416,800	521	32 µs	800
T _{DISP}	Display time	15.36 ms	384,000	480	25,6 µs	640
T_{PW}	Pulse width	64 µs	1,600	2	3.84 µs	96
T_{FP}	Front porch	320 дз	8,000	10	640 ns	16
T _{BP}	Back porch	928 µs	23,200	29	1.92 µs	48


VGA Synchronization

The video synchronization circuit generates the hsync signal, which specifies the required time to traverse (scan) a row, and the vsync signal, which specifies the required time to traverse (scan) the entire screen.

VGA Synchronization


The screen of a CRT monitor usually includes a small black border, as shown at the top of Figure.

The middle rectangle is the visible portion.




VGA Synchronization


Note that the coordinate of the vertical axis increases downward. The coordinates of the top-left and bottom-right corners are (0,0) and (639,479), respectively.



A period of the hsync signal contains 800 pixels and can be divided into four regions




Display: region where the pixels are actually displayed on the screen. The length of this region is 640 pixels




Retrace: region in which the electron beams return to the left edge.

The video signal should be disabled (i.e., black), and the length of this region is 96 pixels




Right border: region that forms the right border of the display region. It is also known as the front porch (i.e., porch before retrace).

The video signal should be disabled, and the length of this region is 16 pixels.




Left border: region that forms the left border of the display region. It is also known as the backporch (i.e., porch after retrace).

The video signal should be disabled, and the length of this region is 48 pixels.




Vertical synchronization


During the vertical scan, the electron beams move gradually from top to bottom and then return to the top.




This corresponds to the time required to refresh the entire screen.



The time unit of the movement is represented in terms of horizontal scan lines. A period of the vsync signal is 525 lines and can be divided into four regions




Display: region where the horizontal lines are actually displayed on the screen. The length of this region is 480 lines




Retrace: region that the electron beams return to the top of the screen. The video


signal should be disabled, and the length of this region is 2 lines.



Bottom border: region that forms the bottom border of the display region. It is also known as the frontporch (i.e., porch before retrace). The video signal should be disabled, and the length of this region is 10 lines.



Top border: region that forms the top border of the display region. It is also know as the backporch (i,e,,porch after retrace). The video signal should be disabled, and the length of this region is 33 lines.



We mentioned earlier, we assume that the pixel processing rate is 25 MHz.

You might ask how is this number calculated?

The pixel rate is determined by three parameters:

p: the number of pixels in a horizontal scan line.

For 640-by-480 resolution p = 800 pixels/line

The pixel rate is determined by three parameters:

l: the number of lines in a screen (i.e., a vertical scan).

For 640-by-480 resolution, it is l=525 lines/screen

The pixel rate is determined by three parameters:

s: the number of screens per second. For flickering-free operation, we can set it to s=60 screens/second

The s parameter specifies how fast the screen should be refreshed. For a human eye, the refresh rate must be at least 30 screens per second to make the motion appear to be continuous. To reduce flickering, the monitor usually has a much higher rate, such as the 60 screens per second specification above.

Pixel rate

The pixel rate can be calculated by the three parameters:

Pixel rate = p * l * s ~= 25 M pixels/second

Pixel rate

The pixel rate for other resolutions and refresh rates can be calculated in a similar fashion.

640x480 resolution timing constants

```
constant FRAME WIDTH : natural := 640;
constant FRAME HEIGHT : natural := 480;
constant H FP: natural := 16; --H front porch width (pixels)
constant H PW : natural := 96; -- H sync pulse width (pixels)
constant H MAX : natural := 800; --H total period (pixels)
constant V FP: natural := 10; --V front porch width (lines)
constant V_PW : natural := 2; --V sync pulse width (lines)
constant V_MAX : natural := 525; --V total period (lines)
constant H POL : std logic := '0';
constant V POL : std logic := '0';
```

```
process (pxl_clk)
begin
   if (rising_edge(pxl_clk)) then
     if (h_cntr_reg = (H_MAX - 1)) then
       h_cntr_reg <= (others =>'0');
     else
       h_cntr_reg <= h_cntr_reg + 1;</pre>
     end if;
   end if;
 end process;
```

```
process (pxl_clk)
begin
  if (rising_edge(pxl_clk)) then
    if ((h_cntr_reg = (H_MAX - 1)) and (v_cntr_reg = (V_MAX - 1))) then
      v_cntr_reg <= (others =>'0');
    elsif (h_cntr_reg = (H_MAX - 1)) then
      v_cntr_reg <= v_cntr_reg + 1;</pre>
    end if;
  end if;
end process;
```

```
process (pxl_clk)
begin
  if (rising_edge(pxl_clk)) then
   if (h_cntr_reg >= (H_FP + FRAME_WIDTH - 1)) and (h_cntr_reg < (H_FP + FRAME_WIDTH + H_PW - 1)) then
      h_sync_reg <= H_POL;
   else
      h_sync_reg <= not(H_POL);
   end if;
end if;
end process;</pre>
```

```
process (pxl_clk)
begin
  if (rising_edge(pxl_clk)) then
    if (v_cntr_reg >= (V_FP + FRAME_HEIGHT - 1)) and (v_cntr_reg < (V_FP + FRAME_HEIGHT + V_PW - 1)) then
        v_sync_reg <= V_POL;
    else
        v_sync_reg <= not(V_POL);
    end if;
end if;
end process;</pre>
```

Pixel generation with VGA Assignment


Clone project

```
git clone git@github.com:Digilent/Zybo-Z7.git
cd Zybo-Z7/
git checkout 10/Pmod-VGA/master
git submodule init
git submodule update
```


VGA controller file

Use the Zybo-Z7/hw/src/hdl/top.vhd for your VGA controller


Create a new project




Create a new project



Create a source file and name it vga_ctrl




Copy top.vhd to vga_ctrl.vhd




Add clk Wiz

From the IP catalog add Clock Wizard IP.



Set clk reference

Set the clock reference to sys




Set output clk

Set the output clock to 148.5 MHz. This is the required clock for resolution

1920x1080 @ 60Hz

Uncheck reset and locked option.



Important signals for image drawing

h_cntr_reg: horizontal counter

v_cntr_reg : vertical counter

active: Indicates VGA signal is in display region

Create a process block to handle image display

```
process(active, h_cntr_reg, v_cntr_reg, sw)
  if active = '1' then
      case sw is
          vga red <= (others=>'0');
          vga_green <= (others=>'0');
          vga blue <= (others=>'0');
      vga red <= (others=>'0');
      vga green <= (others=>'0');
      vga blue <= (others=>'0');
```

when "0000"

```
-- Monitor off
vga_red <= (others=>'0');
vga_green <= (others=>'0');
vga_blue <= (others=>'0');
```

when "0001"

```
-- Show solid red
vga_red <= (others=>'1');
vga_green <= (others=>'0');
vga_blue <= (others=>'0');
```

when "0010"

```
-- Show solid green
vga_red <= (others=>'0');
vga_green <= (others=>'1');
vga_blue <= (others=>'0');
```

when "0100"

```
if (h_cntr_req >= 0 and h_cntr_req < 640) then
  vga_red <= (others=>'1');
  vga_green <= (others=>'0');
  vga_blue <= (others=>'0');
elsif (h_cntr_reg >= 640 and h_cntr_reg < 2*640) then
  vga red <= (others=>'0');
  vga_green <= (others=>'1');
  vga_blue <= (others=>'0');
elsif (h_cntr_req >= 2*640 and h_cntr_req < 3*640) then
  vga_red <= (others=>'0');
  vga green <= (others=>'0');
  vga_blue <= (others=>'1');
  vga_red <= (others=>'0');
  vga_green <= (others=>'0');
  vga_blue <= (others=>'0');
```

when "0101"

```
if (h cntr reg >= 0 and h cntr reg < 240) then
  vga red <= (others=>'1');
  vga_green <= (others=>'1');
  vga_blue <= (others=>'1');
elsif (h cntr req >= 240 and h cntr req < 2*240) then
  vga red <= (others=>'1');
  vga_green <= (others=>'1');
  vga blue <= (others=>'0');
elsif (h_cntr_reg >= 2*240 and h_cntr_reg < 3*240) then
  vga red <= (others=>'0');
  vga green <= (others=>'1');
  vga blue <= (others=>'1');
elsif (h_cntr_reg >= 3*240 and h_cntr_reg < 4*240) then
  vga red <= (others=>'0');
  vga green <= (others=>'1');
  vga blue <= (others=>'0');
elsif (h_cntr_reg >= 4*240 and h_cntr_reg < 5*240) then
  vga red <= (others=>'1');
  vga green <= (others=>'0');
  vga blue <= (others=>'1');
```

```
elsif (h_cntr_reg >= 5*240 and h_cntr_reg < 6*240) then
   vga_red <= (others=>'1');
   vga_green <= (others=>'0');
   vga blue <= (others=>'0');
elsif (h_cntr_reg >= 6*240 and h_cntr_reg < 7*240) then
   vga red <= (others=>'0');
   vga_green <= (others=>'0');
   vga_blue <= (others=>'1');
elsif (h_cntr_reg >= 7*240 and h_cntr_reg < 8*240) then
   vga red <= (others=>'0');
   vga_green <= (others=>'0');
   vga_blue <= (others=>'0');
   vga_red <= (others=>'0');
   vga_green <= (others=>'0');
   vga blue <= (others=>'0');
```

when "0110"

```
if (h_cntr_reg >= 0 and h_cntr_reg < 240) then</pre>
   vga red <= (others=>'1');
   vga_green <= (others=>'1');
   vga blue <= (others=>'1');
elsif (h_cntr_reg >= 240 and h_cntr_reg < 2*240) then
   vga_red <= "1110";</pre>
   vga green <= "1110";
   vga_blue <= "1110";</pre>
elsif (h_cntr_reg >= 2*240 and h_cntr_reg < 3*240) then</pre>
   vga_red <= "1100";</pre>
   vga_green <= "1100";</pre>
   vga_blue <= "1100";</pre>
elsif (h_cntr_reg >= 3*240 and h_cntr_reg < 4*240) then</pre>
   vga red <= "1010";
   vga_green <= "1010";</pre>
   vga_blue <= "1010";</pre>
elsif (h_cntr_reg >= 4*240 and h_cntr_reg < 5*240) then
   vga red <= "1000";
   vga_green <= "1000";
   vga_blue <= "1000";</pre>
```

```
elsif (h_cntr_reg >= 5*240 and h_cntr_reg < 6*240)</pre>
   vga red <= "0110";
   vga_green <= "0110";</pre>
   vga_blue <= "0110";</pre>
elsif (h_cntr_reg >= 6*240 and h_cntr_reg < 7*240)</pre>
   vga red <= "0010";
   vga_green <= "0010";
   vga_blue <= "0010";</pre>
elsif (h_cntr_reg >= 7*240 and h_cntr_reg < 8*240)</pre>
   vga_red <= (others=>'0');
   vga_green <= (others=>'0');
   vga blue <= (others=>'0');
   vga_red <= (others=>'0');
   vga green <= (others=>'0');
   vga_blue <= (others=>'0');
```

when "0111" - Use btn to create different horizontal stripes

```
case btn is
   when "0000" => vga_red <= h_cntr_reg(3 downto 0);
                  vga_green <= h_cntr_reg(3 downto 0);</pre>
                  vga_blue <= h_cntr_reg(3 downto 0);</pre>
   when "0001" => vga_red <= h_cntr_reg(4 downto 1);
                  vga green <= h cntr reg(4 downto 1);
                  vga_blue <= h_cntr_reg(4 downto 1);
   when "0010" => vga_red <= h_cntr_reg(5 downto 2);</pre>
                  vga_green <= h_cntr_reg(5 downto 2);</pre>
                  vga blue <= h cntr reg(5 downto 2);
   when "0100" => vga_red <= h_cntr_reg(6 downto 3);
                  vga green <= h cntr reg(6 downto 3);</pre>
                  vga_blue <= h_cntr_reg(6 downto 3);</pre>
   when "1000" => vga_red <= h_cntr_reg(11 downto 8);</pre>
                  vga_green <= h_cntr_reg(11 downto 8);</pre>
                  vga blue <= h cntr reg(11 downto 8);
   when others =>
                    vga red <= (others=>'0');
                    vga green <= (others=>'0');
                    vga_blue <= (others=>'0');
```

when "1000" - Use btn to create different vertical stripes

```
case btn is
   when "0000" => vga red <= v cntr reg(3 downto 0);
                   vga_green <= v_cntr_reg(3 downto 0);</pre>
                   vga_blue <= v_cntr_reg(3 downto 0);</pre>
  when "0001" => vga_red <= v_cntr_reg(4 downto 1);
                   vga_green <= v_cntr_reg(4 downto 1);</pre>
                   vga blue <= v cntr reg(4 downto 1);</pre>
  when "0010" => vga_red <= v_cntr_reg(5 downto 2);
                   vga_green <= v_cntr_reg(5 downto 2);</pre>
                   vga blue <= v cntr reg(5 downto 2);</pre>
  when "0100" => vga red <= v cntr reg(6 downto 3);
                   vga_green <= v_cntr_reg(6 downto 3);</pre>
                   vga blue <= v cntr reg(6 downto 3);</pre>
  when "1000" => vga_red <= v_cntr_reg(11 downto 8);</pre>
                   vga_green <= v_cntr_reg(11 downto 8);</pre>
                   vga blue <= v cntr reg(11 downto 8);</pre>
   when others =>
                    vga red <= (others=>'0');
                    vga green <= (others=>'0');
                    vga_blue <= (others=>'0');
```

when "1001" - create different size checker board pattern

```
case btn is
              vga_red <= (others=>(v_cntr_reg(5) xor h_cntr_reg(5)));
              vga_green <= (others=>(v_cntr_reg(5) xor h_cntr_reg(5)));
              vga blue <= (others=>(v cntr reg(5) xor h cntr reg(5)));
              vga_red <= (others=>(v_cntr_reg(6) xor h_cntr_reg(6)));
              vga green <= (others=>(v cntr reg(6) xor h cntr reg(6)));
              vga_blue <= (others=>(v_cntr_reg(6) xor h_cntr_reg(6)));
              vga_red <= (others=>(v_cntr_reg(7) xor h_cntr_reg(7)));
              vga green <= (others=>(v cntr reg(7) xor h cntr reg(7)));
              vga_blue <= (others=>(v_cntr_reg(7) xor h_cntr_reg(7)));
              vga_red <= (others=>(v_cntr_reg(8) xor h_cntr_reg(8)));
              vga_green <= (others=>(v_cntr_reg(8) xor h_cntr_reg(8)));
              vga_blue <= (others=>(v_cntr_reg(8) xor h_cntr_reg(8)));
              vga_red <= (others=>(v_cntr_reg(9) xor h_cntr_reg(9)));
              vga_green <= (others=>(v_cntr_reg(9) xor h_cntr_reg(9)));
              vga_blue <= (others=>(v_cntr_reg(9) xor h_cntr_reg(9)));
          vga red <= (others=>'0');
          vga green <= (others=>'0');
          vga blue <= (others=>'0');
```

when "1010"

```
vga_green <= v_cntr_reg(6 downto 3) and h_cntr_reg(6 downto 3);
   vga_blue <= v_cntr_reg(6 downto 3) and h_cntr_reg(6 downto 3);
    vga red <= v cntr reg(6 downto 3) or h cntr reg(6 downto 3);
    vga_blue <= v_cntr_reg(6 downto 3) or h_cntr_reg(6 downto 3);</pre>
    vga green <= v cntr reg(7 downto 4) xor h cntr reg(7 downto 4);
    vga_red <= v_cntr_reg(8 downto 5) xor h_cntr_reg(8 downto 5);</pre>
    vga_green <= v_cntr_reg(8 downto 5) xor h_cntr_reg(8 downto 5);</pre>
vga_red <= (others=>'0');
vga_green <= (others=>'0');
vga_blue <= (others=>'0');
```

when "1110"

```
when "1110" =>
-- show moving ball
if pixel_in_box = '1' then
   vga_red <= (others => '1');
else
   vga_red <= (others=>'0');
end if:
```

```
when "1110" =>
-- show moving ball
if pixel_in_box = '1' then
   vga_red <= (others => '1');
else
   vga_red <= (others=>'0');
end if;
```

```
process (pxl_clk)
  if (rising_edge(pxl_clk)) then
    if (update_box = '1') then
      if (box_x_dir = '1') then
        box_x_reg <= box_x_reg + 1;</pre>
        box_x_reg <= box_x_reg - 1;</pre>
      if (box_y_dir = '1') then
        box_y_reg <= box_y_reg + 1;</pre>
        box_y_reg <= box_y_reg - 1;</pre>
```

```
process (pxl_clk)
  if (rising_edge(pxl_clk)) then
    if (update_box = '1') then
      if ((box x dir = '1' and (box x req = BOX X MAX - 1)) or (box x dir = '0' and (box x req = BOX X MIN + 1))) then
        box_x_dir <= not(box_x_dir);</pre>
      if ((box_y_dir = '1' and (box_y_reg = BOX_Y_MAX - 1)) or (box_y_dir = '0' and (box_y_reg = BOX_Y_MIN + 1))) then
        box_y_dir <= not(box_y_dir);</pre>
end process;
```

```
process (pxl_clk)
begin

if (rising_edge(pxl_clk)) then

if (box_cntr_reg = (BOX_CLK_DIV - 1)) then

   box_cntr_reg <= (others=>'0');

else

   box_cntr_reg <= box_cntr_reg + 1;

end if;
end if;
end process;</pre>
```

```
update_box <= '1' when box_cntr_reg = (BOX_CLK_DIV - 1) else
'0';</pre>
```

Displaying a Non-Rectangular Object

Option 1: Using Equation of a Circle

Option 2: Using Pattern ROM

Option 1: Using Equation of a Circle

$$(x - x0)^2 + (y - y0)^2 \le R^2$$

Option 2: Using Pattern ROM

First check whether

$$x0 - R \le x \le x0 + R$$

and

$$y0 - R \le y \le y0 + R$$

Then, use

$$x - (x0 - R)$$
 and $y - (y0 - R)$

as an address in the pattern memory

Python code to generate bitmap for a ball

```
from math import pi, sqrt, ceil

radius = 10

for i in range(-radius, radius+1):
   num = ceil(sqrt(radius**2 - i**2))
   print("{:^{}}".format("".join("1" for _ in range(2*num)), 2*radius))
```

Ball bitmap

```
1111111111
  111111111111
 11111111111111111
 1111111111111111
111111111111111111
11111111111111111111
11111111111111111111
11111111111111111111
111111111111111111
 1111111111111111
 11111111111111111
  111111111111
  1111111111
```

Ball bitmap ROM

```
type rom_type is array (0 to 19) of std_logic_vector(19 downto 0);
constant BALL_ROM: rom_type :=
signal ball_point : std_logic;
```

when "1111"

Given the following bitmap display it on the middle of the screen and use push buttons to show different size of the character

```
constant img: rom_type_2 :=
```

Bitmap

Resources

http://tinyvga.com/vga-timing

https://digilent.com/reference/programmable-logic/cora-z7/demos/pmodvga

https://github.com/Digilent/Cora-Z7-10-Pmod-VGA

https://digilent.com/shop/pmod-vga-video-graphics-array/

https://github.com/Digilent/Zybo-Z7

THANKS!

Do you have any questions?