CLEARSY Safety Platform For Education

Presentation
Hands-on



Agenda

Introduction to the CLEARSY Safety Platform

Development process (demo video)
Bits of B
Using the modelling interface

The clock example (synchronous)
The combinatorial example (asynchronous)

Conclusion

Agenda

Introduction to the CLEARSY Safety Platform

Development process (demo video)
Bits of B
Using the modelling interface


The clock example (synchronous)

The combinatorial example (asynchronous)


Conclusion

What a Safety Computer is

Safety computer




- F == (read inputs, compute, set outputs)*
- F could harm / kill people
- Ability to check if able to execute F properly



F is not safe just because a safety computer is used
 "execute the right F and execute the F right">

Double compilation toolchain



CLEARSY Safety Platform

- Safety on hardware
 - Based on 2002 PIC32 microcontrollers
 - Offers up to 40 MIPS for lightweight applications
- Safety on software
 - Based on 4004 software
 - Correctness is ensured by mathematical proof (-> B method)
 - Cross checks between software instances and between microcontrollers



- Industrial software tools
- Based on Atelier B version 4.5 Industrial Formal method
- Includes specific plugins to compile and load automatically to the platform.



Verification

Safety is built-in, out of reach of the developer who cannot alter it

If one verification fails when loading or executing

- Bad CRC when bootloading code
- Bad memory map (overlap) when bootload
- $CRC(data_{Binary1}) \neq CRC(data_{Binary2})$ during execution on one μC
- Failing μ C unable to handshake every 50 ms with other μ C
- CRC(data_{Binary}) different on each μ C (inter μ C verification)
- Wrong input (absence of/incorrect sinusoidal signal)
- Outputs are not commandable
- Output is ON when both μC agree
- One μ C is not able to execute properly instructions
- CRC_{computed} (code) ≠ CRC_{expected} (code) (deferred action)
- Etc.

Models are proved to be correct:

- Syntax, types, properties
- No overflow, no division by 0, no access to a table outside of its bounds



Handle failures:


- **Systematic** (buggy code generator and compiler, etc.)
- Random (memory corruption, failing transistor, degrading clock, etc.)



Available Boards

Starter kits for education:

- SKO available since Q1 2019: 5 digital I/O
- SKO software simulator (no safety)
- SK1 experimented in 2019: 28 digital I/O
- SK2 (based on CS0) ETA 2022: 64 digital I/O



CSO core computer




SKO board


For industry (CS0 core computer)

- Certified SIL4
- More flexibility
- Programmed with B and C
- Daughter board to be plugged on motherboard equipped with power supply and I/O

Hardware interface



Useful links 1/2



Handbook for software development

https://www.clearsy.com/en/download/download-documentation/



CLEARSY Safety Platform IDE including SKO software simulator

https://github.com/CLEARSY/tutorial-ABZ-2021/tree/main/Atelier%20CLEARSY%20Safety%20Platform

Useful links 2/2



This course introduces the B-method: the basic concepts ranging from the most basic structures like the B machine to proofs using the Atelier-B interactive prover.

20+ hours vidéos



https://mooc.imd.ufrn.br/course/the-b-method



With these videos, you are going to be introduced to the tool and learn how to use it practically, for both software development and system modelling.

Introduction videos



https://www.youtube.com/playlist?list=PL2kYH179G4XJYeiznTe3t1axqYS7I0Nk8

```
INVARIANT
    arr:seq(AA) & nn = size(arr)
INITIALISATION arr,nn : (arr: seq(AA) & size(arr)=nn & nn:0..4)
OPERATIONS
    Reverse = VAR pp,qq IN
    pp,qq := 1,size(arr);
    WHILE pp<qq DO
        swap(arr,pp,qq);
    pp := pp+1;
    qq := qq-1
    INVARIANT pp:1..(1+size(arr)) & qq:0..size(arr)
    VARIANT 1+qq-pp</pre>
```

A Collection of Formal Specifications (University of Dusseldorf) With this shared repository, B models from different origins are available for education and self-improvement.

B & Event-B models



Summary

- CLEARSY Safety Platform
 - Safety computer
 - Execute 4 instances of the same function on 2 processors
 - Verify health regularly
 - Stop application execution and deactivate outputs if problem



- IDE
 - Application developed with B formal language
 - Model mathematically proved

Agenda

Introduction to the CLEARSY Safety Platform

Development process (demo video)

Bits of B


Using the modelling interface

The clock example (synchronous)


The combinatorial example (asynchronous)

Conclusion


Development Process (B)




Development Process (B+CSSP)



Demo video






CSSP Project

A CSSP project is a B project

is generated automatically from board configuration (# IOs, naming)

It contains



Programming Model & Applications

- The execution is cyclic
- ► The function is executed regularly as often as possible similar to arduino programming (setup(), loop())

init();
while (1) {
 instance1();
 instance2();
}

- No underlying operating system
- No interrupt()
- No predefined cycle time (if outputs are not set and cross read every 50ms, board enters panic mode)
- No delay()
- Inputs are values captured at the beginning of a cycle (digital I/O)
- Outputs are maintained from one cycle to another (digital I/O)
- Project skeleton is generated from board description (I/O used, naming)
- Programming is specifying and implementing the function user_logic

Summary

- CLEARSY Safety Platform
 - Safety computer
 - Program Flash with Runner after board reset
 - Execute program in Flash at startup
 - IDE
 - Atelier B
 - Redundant code generation

Agenda

Introduction to the CLEARSY Safety Platform

Development process (demo video)

Bits of B


Using the modelling interface

The clock example (synchronous)

The combinatorial example (asynchronous)

Conclusion

Generated Models



Modifying the variables *OO* and *O1*


BEGIN

END

po <-- read_global_input(2)</pre>

Models architecture


- One operation cannot call other operations from the same implementation
- One operation can call operations defined in other machines
- These machines have to be imported in an implementation
- Variables defined in imported machines have to be different: a variable cannot be modified in 2 components



Model Architecture

IMPORTS have to be applied iteratively to obtain the target decomposition

The decomposition graph should be a tree



B Variables Declaration

specification

```
ABSTRACT VARIABLES
    00,
    01
            : means « belongs
INVARIANT
                          Il means « in parallel », « at the same
                          time »
INITIALISATION
    00 :: uint8 t
    01 :: uint8 t
          :: means « any value within »
```

implementation

Mandatory // pragma SAFETY_VARS — Contains variables that will be verified CONCRETE_VARIABLES O0, O1, TIME_A, STATUS — Variables local to implementation INVARIANT O0: uint8_t &

```
O0 : uint8_t &
O1 : uint8_t &
TIME_A : uint32_t &
STATUS : uint8_t
```

INITIALISATION

```
00 := IO_OFF;
01 := IO_OFF;
TIME_A := 0;
STATUS := SFALSE
```

B Constants Declaration

specification

CONCRETE_CONSTANTS DELTA T

PROPERTIES

DELTA_T : uint32_t 🔩

implementation

Mandatory


// pragma CONSTANTS —— Contains constants that will be verified

Important


A model cannot contain both variables and constants



CLEARSY Safety Platform Supported Types




Unsigned INT Operators




```
CONCRETE CONSTANTS
                                                                PROPERTIES
    bitwise not uint32,
                                                                     bitwise not uint32 : uint32 t --> uint32 t &
    bitwise and uint32,
                                                                     bitwise and uint32 : uint32 t * uint32 t --> uint32 t &
    bitwise xor uint32,
                                                                     bitwise xor uint32 : uint32 t * uint32 t --> uint32 t &
    bitwise not uint16,
                                      Builtin operators
                                                                    bitwise not uint16 : uint16 t --> uint16 t &
    bitwise and uint16,
                                                                     bitwise and uint16 : uint16 t * uint16 t --> uint16 t &
    bitwise xor uint16,
                                                                    bitwise xor uint16 : uint16 t * uint16_t --> uint16_t &
    bitwise or uint16,
    bitwise not uint8,
                                                                    bitwise or uint16 : uint16 t * uint16 t --> uint16 t &
    bitwise and uint8,
                                                                    bitwise not uint8 : uint8 t --> uint8 t &
    bitwise xor uint8,
                                                                     bitwise and uint8 : uint8 t * uint8 t --> uint8 t &
   bitwise or uint8,
                                                                    bitwise xor uint8 : uint8 t * uint8 t --> uint8 t &
    add uint32,
                                                                    bitwise or uint8 : uint8 t * uint8 t --> uint8 t &
    sub uint32,
    mul uint32,
    add uint16,
    sub uint16,
                                                                     total function that associates a 32-bit unsigned integer
                    bitwise_not_uint32 : uint32_t --> uint32_t ___ to any 32-bit unsigned integer
    mul uint16,
    add uint8,
    sub uint8,
    mul uint8
                                                                                 total function with two
                    bitwise_and_uint32 : uint32_t * uint32_t --> uint32_t --- 32-bit unsigned integer parameters
```

Unsigned INT Operators





Unsigned INT Operators



```
add uint32 = % (x1, x2) . (x1 : uint32 t & x2 : uint32 t | (x1 + x2) mod (MAX UINT32 + 1)) &
sub uint32 = % (x1, x2) . (x1 : uint32 t & x2 : uint32 t | (x1 - x2 + MAX UINT32 + 1) mod (MAX UINT32 + 1)) &
mul uint32 = % (x1, x2) . (x1 : uint32 t & x2 : uint32 t | (x1 * x2) mod (MAX UINT32 + 1)) &
add uint16 = % (y1, y2) . (y1 : uint16 t & y2 : uint16 t | <math>(y1 + y2) \mod (MAX UINT16 + 1)) &
sub uint16 = % (y1, y2) . (y1 : uint16 t & y2 : uint16 t | (y1 - y2 + MAX UINT16 + 1) mod (MAX UINT16 + 1)) &
mul uint16 = % (y1, y2) . (y1 : uint16 t & y2 : uint16 t | (y1 * y2) mod (MAX UINT16 + 1)) &
add uint8 = % (y1, y2) . (y1 : uint8 t & y2 : uint8 t | (y1 + y2) mod (MAX UINT8 + 1)) &
sub uint8 = % (y1, y2) . (y1 : uint8 t & y2 : uint8 t | (y1 - y2 + MAX UINT8 + 1) \mod (MAX UINT8 + 1)) &
mul uint8 = % (y1, y2) . (y1 : uint8 t & y2 : uint8 t | <math>(y1 * y2) \mod (MAX UINT8 + 1)) &
   add uint32 = % (x1, x2) . (x1 : uint32 t & x2 : uint32 t | (x1 + x2) mod (MAX UINT32 + 1))
                                                               and returns the sum of the values
                          that takes two 32-bit
    is a \lambda function
                                                               modulo MAX UINT32 +1
                          unsigned integer parameters
```

Inputs / Outputs





Verification

If a digital output is valued with a value different from IO_ON or IO_OFF then SK₀ stops in error mode

Inputs / Outputs



```
out <-- get_ms_tick =
PRE
out : uint32_t
THEN
out := ms_tick
END</pre>
returns the number of milliseconds since the last reset
```

Important

SK_o resets when the ms_tick reaches its upper bound i.e. every 49.7 days

B Operations

Operations are populated with substitutions

Available substitutions in specification are different from the ones available in implementation

specification

Express the properties that the variables comply with when the operation is completed independently from the algorithm implemented (post-condition)

To simplify, always use « becomes such that substitutions »

B Operations

implementation


```
user_logic = skip; ____ do nothing
user_logic =
BEGIN
    00 := IO ON;
                         valuations in sequence
    01 := IO OFF
END;
user_logic =
BEGIN
    IF Var8 = 0 THEN
        00 := IO ON
                         IF THEN ELSE
    ELSE
        01 := IO ON
    END
END;
            Important
           Only single condition (no
           conjunction nor disjonction)
```

= < <= operators only

Contraints on the language to simplify the compiler

user_logic

specification



skip means « do no alter the variables of the model »

MACHINE OPERATIONS logic user_logic = skip; SEES po <-- get 01 = g types, PRE g operators, po: uint8 t io constants, THEN lchip interface po := 01 END; ABSTRACT VARIABLES 01, po <-- get 02 = 02 PRE po: uint8 t INVARIANT THEN 01 : uint8 t & po := 02 02 : uint8 t END END INITIALISATION 01 :: uint8 t || 02 :: uint8 t

implementation

```
user_logic = skip;
```

Minimum example:

02 : uint8 t

 do nothing; outputs remain in their initial state (INITIALISATION)

```
IMPLEMENTATION logic i
                              INITIALISATION
                                   01 := IO OFF;
REFINES logic
                                   02 := IO OFF
SEES
                              OPERATIONS
    g types,
                                  user_logic = skip;
    g operators,
    io constants,
                                  po <-- get 01 =
    lchip interface,
                                   BEGIN
    inputs
                                       po := 01
                                   END;
    // pragma SAFETY VARS
                                  po <-- get 02 =
CONCRETE VARIABLES
                                   BEGIN
    01,
                                       po := 02
    02
                                   END
                              END
TNVARTANT
    01 : uint8 t &
```

user_logic

specification

```
user_logic =
BEGIN
    00 :: uint8 t ||
                             00 and 01 belong to their
    01 :: uint8 t
                             type
END
                        means « becomes such that »
user logic
    BEGIN
         00, 01(:
             00 : uint8 t &
             01 : uint8 t &
                                     00 and 01 belong to their
            not(00 = 01)
                                     type
    END
                                     and 00 is different from
user logic =
BEGIN
    00 := IO ON ||
                              Set 00 and reset 01
    01 := IO OFF
END
```

implementation

« then » is related to the valuation of O0 regarding O1

O0 and O1 will be positioned at the same time at the end of the cycle

References

102 Manuel de référence du langage B - Version 1.8.10

6.13 Substitution devient tel que

Opérateur

Devient tel que

Syntaxe

```
Substitution_devient_tel_que ::= Ident_ren*** ":" "(" Prédicat ")"
```

Définition

Soient P un prédicat et X une liste de variables modifiables deux à deux distinctes. Soit Y une liste de variables intermédiaires ayant autant d'éléments que X, ne figurant pas dans X et non libre dans P, alors :

Soit une variable y de X. La notation y\$0 est utilisable au sein de P. Elle représente la valeur de la variable y avant l'application de la substitution « devient tel que », alors :

X:(P)

ANY Y WHERE (X, v\$0 := Y, v\P\ THEN X := Y\ END

Restrictions

- 1. La substitution « devient tel que » n'est pas une substitution d'implantation.
- 2. Les variables X d'une substitution X: (P) doivent être accessibles en écriture.
- Dans l'expression X: (P), les variables de la liste X, doivent être typées dans le prédicat
 P à l'aide de prédicats de typage de données abstraites situés dans une liste de
 conjonctions, au plus haut niveau d'analyse syntaxique de P.

Description

La substitution « devient tel que » permet de remplacer des variables par des valeurs qui satisfont un prédicat donné. Les variables doivent être deux à deux distinctes. Si plusieurs valeurs satisfont le prédicat, la substitution ne précise pas laquelle est effectivement choisie, son comportement est alors non déterministe.

La valeur avant substitution d'une variable y de X peut être référencée par y\$0 dans le prédicat P. Cette possibilité est une facilité d'écriture qui évite d'introduire une variable intermédiaire dans une substitution ANY.

Exemples

```
x: (x \in \mathbb{Z} \land x \ge -4 \land x \le 4);

a, b: (a \in INT \land b \in INT \land a^2 + b^2 = 25);

y: (y \in NAT \land y \le 0 \ge y)
```

Cette dernière substitution aurait pu s'écrire sans utiliser la notation \$0, de la manière suivante :


```
ANY y2 WHERE

y2 \in NAT \land y > y2

THEN

y := y2
```

B Language Reference Manual in Atelier B



- Handbook for software development
 - B language restrictions

Summary

- CLEARSY Safety Platform
 - Support
 - restricted B language,
 - Specific types and operators
 - Specific syntax including pragmas

Agenda

Introduction to the CLEARSY Safety Platform

Development process (demo video)
Bits of B


Using the modelling interface

The clock example (synchronous)
The combinatorial example (asynchronous)

Conclusion



- ► I1, I2, O1, O2 belongs to {IO_OFF, IO_ON}
- O1 is IO_ON iff both I1 and I2 are IO_ON
- O2 is the complement of O1



```
I1, I2 → F → O1, O2
```


- ► I1, I2, O1, O2 belongs to {IO_OFF, IO_ON} is unsigned 8 bit integer enumeration
- O1 is IO_ON iff both I1 and I2 are IO_ON
- ▶ O2 is the complement of O1

Minimum specification: « 01 and 02 are modified in accordance with their type »

```
I1, I2 → F → O1, O2
```

```
I1, I2, O1, O2 belongs to {IO OFF, IO ON}
O1 is IO_ON iff both I1 and I2 are IO_ON
O2 is the complement of O1
user logic =
BEGIN
     01, 02: (
         01 : uint8 t &
         02 : uint8 t &
         (O1=IO ON <=> (I1=IO ON & I2=IO ON)) & ←
         not(01 = 02)
END
```

Example (implementation)



Summary

- CLEARSY Safety Platform
 - Edit logic.mch
 - Edit logic_i.imp
 - Save to check if the model
 - has a correct type
 - is proved

Agenda

Introduction to the CLEARSY Safety Platform


Development process (demo video)
Bits of B
Using the modelling interface

The clock example (synchronous)

The combinatorial example (asynchronous)


Conclusion

$$O_1 = not(O_1)$$
 every 1 second
 $O_2 = not(O_1)$



```
O_1 = not(O_1) every 1 second

O_2 = not(O_1)
                                                     user logic =
                                                     BEGIN
                                                         VAR ltime , s tick cycle, status IN
                                                             ltime :(ltime : uint32 t);
                                                             s tick cycle : (s tick cycle : uint32 t);
                                                             status : (status : uint32 t);
                                                                                                        User defined
                                                             ltime <-- get ms tick;</pre>
                                        Current time
                                                                                                        constant
                                                             s tick cycle := ltime_ / DELTA T;
                                                             status := s tick cycle mod 2;
                                                             02 := IO OFF;
                                                             IF status = 0 THEN
                                                                 02 := IO ON
                                                             END;
                                                             IF 02 = IO ON THEN
                                                                 01 := IO OFF
                                                             ELSE
                                                                 01 := IO ON
                                                             END
                                                         END
                                                     END;
```



Your turn:

- Model:
 - Open the project clock
 - Have a look at the component logic / logic_i, OPERATION user_logic
- Prove:
 - Ctrl+A (component view) to select all components, press F0 to start type check, PO generation and proof in sequence
- Compile:
 - Right click on the project (left pane) then select « CSSP runner »
- Upload:
 - Connect your board, click on the green arrow, reset your board, wait for « device ready », reset your board
- Check that your output relays change state every second

Going further

Your turn:

- Program 2 clocks with different cycle time (one on O_1 , the other on O_2)
 - $O_1 = not(O_1)$ every xxx milli-seconds
 - $O_2 = not(O_2)$ every yyy milli-seconds
- Do not change the status of the outputs too often (< 50 ms) or you will kill the relays!
- Model, prove, compile, upload, reset your device
- · Check with your buttons that the function is correctly implemented

Agenda

Introduction to the CLEARSY Safety Platform


Development process (demo video)
Bits of B
Using the modelling interface

The clock example (synchronous)

The combinatorial example (asynchronous)

Conclusion


$$O_0 = I_0$$
 and I_1 and I_2
 $O_1 = not(O_0)$



```
O_0 = I_0 and I_1 and I_2
                        user logic =
                        BEGIN
                           VAR i0 , i1 , i2 IN
                              i2 : (i2_ : uint8_t);
                              i2_ <-- get_I2;
                             OO <-- triAND(i0_, i1_, i2_); /* OO is ON iff IO, I1 & I2 are ON */
     Variables are valued with
                             01 <-- negIO(00) /* 01 is the opposite of 00 */
     LOCAL_OPERATIONS
                           END
                        END
```

```
LOCAL OPERATIONS
   res \leftarrow triAND(v1, v2, v3) =
                                                     Input parameters have to be type first in the precondition clause
    PRE
       v1: uint8 t & v2: uint8 t & v3: uint8 t
                                                     Syntax: PRE predicates THEN substitution END
    THEN
       res :: uint8 t
    END
   res <-- negIO(val) =
    PRE
       val : uint8 t
    THEN
                                            Operations specified in LOCAL_OPERATIONS have to be implemented in
       res :: uint8_t
    END
                                            OPERATIONS
                             OPERATIONS
                                 res <-- triAND(v1, v2, v3) = /* AND over 3 values */
                                 BEGIN
                                     res :( res : uint8_t);
                                                                  Output parameters have to be typed first
                                     res := IO OFF;
                                     IF v1 = IO ON THEN
                                          IF v2 = IO ON THEN
                                              IF v3 = IO ON THEN
                                                  res := IO ON
                                              END
                                          END
                                     END
```

END



How to connect switches to the board

Your turn:

- Model:
 - Open the project combinatorial
 - Have a look at the component logic / logic_i, OPERATION user_logic
- Prove:
 - Ctrl+A (component view) to select all components, press F0 to start type check, PO generation and proof in sequence
- Compile:
 - Right click on the project (left pane) then select « Compile LCHIP M »
- Upload:
 - Connect your board, click on « upload », click on « connect », click on « erase program verify », reset your board, wait for « device ready », reset your board
- Check with your buttons that the function is correctly implemented

Going further

Your turn:

- Instead of a AND, program a OR over the 3 inputs
- Model:
 - Rename triAND operation in triOR (LOCAL_OPERATIONS & OPERATIONS)
 - Modify triOR and user_logic implementations
- Prove:
 - Ctrl+A (component view) to select all components, press F0 to start type check, P0 generation and proof in sequence
- Compile:
 - Right click on the project (left pane) then select « CSSP Runner »
- Upload:
 - Connect your board, click on the green arrow, reset your board, wait for « device ready », reset your board
- · Check with your buttons that the function is correctly implemented

Agenda

Introduction to the CLEARSY Safety Platform

Development process (demo video)
Bits of B
Using the modelling interface

The clock example (synchronous)

The combinatorial example (asynchronous)

Conclusion

Conclusion

Modelling environnement to experiment with

- Formal methods
- Embedded systems / physical world / IoT


Available as a complete IDE


- With electronic board
- With software simulator


More elaborated starter kit (SK2) to come in 2022:

- More degrees of freedom
- Programmable in B and C
- More I/O (32 digital inputs & 32 digital outputs)

Conclusion – further ideas








See §10. Connecting several boards together p59 https://www.clearsy.com/wp-content/uploads/2020/07/CSSP_User_Manual.pdf

Address more I/O

- Connect several boards through their serial bus
- Configure project with multiple boards
- All boards execute the complete logic
- Inputs are distributed over several boards
- Input values are exchanged between boards at each loop

Conclusion – further ideas



Connect with other devices

- With other SKO boards through their I/O
- With other computers like Arduino
 - For testing or simulating environment
 - For connexion with Internet
- Examples (specification, models, schematics) to be published beginning of 2022

CLEARSY Safety Platform For Education

Thank you for your attention

https://www.clearsy.com/en/our-tools/clearsy-safety-platform/

