

Task1: (code checked with TA during OH, also pushed)
clock:

```
# Hint: Use the Timer() builtin function
async def step_clock(dut):

    #####
    # TODO: YOUR CODE HERE
    #####

    dut.clk.value = 1
    await Timer(10, units='ns')
    dut.clk.value = 0
    await Timer(10, units='ns')
```

input:

```
async def input_chain_single(dut, bit, ff_index):

    #####
    # TODO: YOUR CODE HERE
    #####

    dut.scan_en.value = 1
    for i in range(ff_index + 1): #exclusive in python here
        if(i==0):
            dut.scan_in.value = bit
            await step_clock(dut)
        else:
            dut.scan_in.value = 0
            await step_clock(dut)

    dut.scan_en.value = 0

#-----

# This function places multiple bit values inside FFs of specified indexes.
# This is an upgrade of input_chain_single() and should be accomplished
#   for Part H of Task 1

# Hint: How many clocks would it take for value to reach
#       the specified FF?

async def input_chain(dut, bit_list, ff_index):

    dut.scan_en.value = 1

    for bit in reversed(bit_list): # reverse the list to maintain correct order
        dut.scan_in.value = bit
        # print(bit)
        await step_clock(dut)

    for _ in range(ff_index):
        dut.scan_in.value = 0
        await step_clock(dut)

    dut.scan_en.value = 0
```

output:

```
async def output_chain_single(dut, ff_index):

    #####
    # TODO: YOUR CODE HERE
    #####
    await step_clock(dut)
    dut.scan_en.value = 1
    await step_clock(dut)

    for _ in range(CHAIN_LENGTH - ff_index-1):
        dut.scan_in.value = 0
        await step_clock(dut)
    return dut.scan_out.value

#-----

# This function retrieves a single bit value from the
# chain at specified index
# This is an upgrade of input_chain_single() and should be accomplished
# for Part H of Task 1

async def output_chain(dut, ff_index, output_length):

    #####
    # TODO: YOUR CODE HERE
    #####
    global CHAIN_LENGTH
    dut.scan_en.value = 1
    output_bits = []
    for _ in range(CHAIN_LENGTH - ff_index - output_length ): # aligning to cor
        dut.scan_in.value = 0
        await step_clock(dut)

    for _ in range(output_length): # extracting required bits
        output_bits.append(dut.scan_out.value)
        dut.scan_in.value = 0
        await step_clock(dut)

    print(f"output_chain: {list(output_bits)}")
    dut.scan_en.value = 0
    result = list(reversed(list(output_bits)))
    return result
```

Task2: code:

```
@cocotb.test()
async def test(dut):
    global CHAIN_LENGTH
    global FILE_NAME    # Make sure to edit this guy
                        # at the top of the file

    # Setup the scan chain object
    chain = setup_chain(FILE_NAME)
    CHAIN_LENGTH = chain.chain_length

    test_cases = [
        (0b1011, 0b0100), # 11 + 4 = 15
        (0b0011, 0b0011), # 3 + 3 = 6
        (0b1111, 0b0001), # 15 + 1 = 16 (carry case)
        (0b0000, 0b0000), # 0 + 0 = 0 (edge case)
        (0b0110, 0b1001) # 6 + 9 = 15
    ]

    for first_input, second_input in test_cases:
        expected_result = first_input + second_input

        scan_bits = []
        for i in range(4):
            scan_bits.append((second_input >> i) & 1)
        for i in range(4):
            scan_bits.append((first_input >> i) & 1)

        # values into scan chain
        await input_chain(dut, scan_bits, ff_index=5)

        dut.scan_en.value = 0
        await step_clock(dut)

        # output
        output_bits = await output_chain(dut, ff_index=0, output_length=5)
        computed_sum = sum((output_bits[i] << i) for i in range(5))

        # check result
        assert computed_sum == expected_result, f"Test failed: {first_input} + {second_input} = {computed_sum}, expected {expected_result}"
```

Output:

```
eylvlayao ~ ssh cmu - 155x36
echo "" > Vtop_ALL.verilator.deplist.tmp
Archive ar -rcs Vtop_ALL.a Vtop_ALL.o
g++ verilator.o verilated.o verilated_dpi.o verilated_vpi.o verilated_vcd.o verilated_threads.o Vtop_ALL.a -Wl,-rpath,/afs/ece.cmu.edu/class/ece224/cad_tools/oss-cad-suite/lib/python3.8/site-packages/cocotb/lib -L/afs/ece.cmu.edu/class/ece224/cad_tools/oss-cad-suite/lib/python3.8/site-packages/cocotb/lib -lcocotbvpi_verilator -pthread -lpthread -latomic -o Vtop
rm Vtop_ALL.verilator.deplist.tmp
make[1]: Leaving directory '/afs/andrew.cmu.edu/user16/sutongy/private/18224/ex9-scanning-chains-QM2w/sim_build'
rm -f results.xml
MODULE=ScanChain_starter TESTCASE= TOPLEVEL=adder TOPLEVEL_LANG=verilog \
sim_build/Vtop
--ns INFO gpi ..mbed/gpi_embed.cpp:185 in set_program_name_in_envv Using Python virtual environment inter
preter at OSS CAD Suite/bin/python
--ns INFO gpi ../gpi/GpiCommon.cpp:181 in gpi_print_registered_impl VPI registered
0.00ns INFO cocotb Running on Verilator version 5.019 devel
0.00ns INFO cocotb Running tests with cocotb v1.8.1 from /afs/ece.cmu.edu/class/ece224/cad_tools/oss-cad-suite/lib/pyt
hon3.8/site-packages/cocotb
0.00ns INFO cocotb Sending Python random module with 1745292878
0.00ns INFO cocotb.regression Found test ScanChain_starter.test
0.00ns INFO cocotb.regression running test (1/1)

output_chain: [0, 1, 1, 1, 1]
output_chain: [0, 0, 1, 1, 0]
output_chain: [1, 0, 0, 0, 0]
output_chain: [0, 0, 0, 0, 0]
output_chain: [0, 1, 1, 1, 1]
2780.00ns INFO cocotb.regression test passed
2780.00ns INFO cocotb.regression
*****
** TEST STATUS SIM TIME (ns) REAL TIME (s) RATIO (ns/s) **
*****
** ScanChain_starter.test PASS 2780.00 0.03 99578.27 **
*****
** TESTS: PASS=1 FAIL=0 SKIP=0 2780.00 0.27 9926.85 **
*****

- :0: Verilog $finish
make[1]: Leaving directory '/afs/andrew.cmu.edu/user16/sutongy/private/18224/ex9-scanning-chains-QM2w'
(OSS CAD Suite) sutongy@linux-81:~/private/18224/ex9-scanning-chains-QM2w
```


Design Artifacts: The scan chain-based adder design follows a serial input and output mechanism for loading operands and retrieving results. The key components of the design include:

1. Clocking Mechanism:
 - The design relies on a sequential clocking system to shift values into the scan chain and retrieve results.
 - The `step_clock()` function ensures controlled timing for serial data movement.
2. Functional Units:
 - The adder logic operates once the scan enable signal is disabled, processing the loaded values.
 - The sum is then extracted using a predefined sequence of scan-out operations.
3. Testing Approach:
 - The testbench loads operands serially into the scan chain.
 - Expected results are computed for validation.
 - The computed sum is extracted bit-by-bit and compared against expectations.

Reflection: The primary challenge in testing the adder design was ensuring the correctness of serial bit-shifting operations within the scan chain.

1. Bit Ordering:
 - Initial tests revealed incorrect sum values due to bit misalignment in the input shifting process.
 - This was corrected by reversing the input sequence before shifting.
2. Test Coverage Improvements:
 - Beyond simple addition, test cases were expanded to include edge cases: zero values, carry-over scenarios.
 - A structured test framework was implemented to allow automated execution of multiple test cases.
3. Learn:
 - Understanding how serial scan chains function in real hardware is critical for debugging and validation.
 - Properly structuring test cases in a modular fashion ensures reusability and scalability for future enhancements.

Task 3:



```

# Test for FSM
@cocotb.test()
async def test(dut):
    global CHAIN_LENGTH
    global FILE_NAME

    # Setup scan chain object
    chain = setup_chain(FILE_NAME)
    CHAIN_LENGTH = chain.chain_length

    dut.clk.value = 0
    dut.scan_en.value = 0
    dut.scan_in.value = 0
    dut.data_avail.value = 0
    await Timer(1, units='ns')

    # dictionary to store state transitions and outputs
    fsm_table = {}

    # loop all possible states (3-bit = 8 states)
    for state in range(8):
        # send state through scan chain
        state_bits = [(state >> i) & 1 for i in range(3)]
        await input_chain(dut, state_bits, ff_index=0)

        await Timer(1, units='ns') # Small delay after disabling scan

        # use both possible input values
        for data_avail in [0, 1]:
            dut.data_avail.value = data_avail
            await Timer(1, units='ns') # Small delay after input change

            # capture outputs BEFORE clock edge (Moore machine)
            outputs = {
                'buf_en': dut.buf_en.value,
                'out_sel': dut.out_sel.value,
                'out_writing': dut.out_writing.value
            }
            await step_clock(dut)

            dut.scan_en.value = 1
            await Timer(1, units='ns') # Small delay after enabling scan
            new_state_bits = await output_chain(dut, ff_index=0, output_length=3)
            new_state = int(''.join(map(str, new_state_bits)), 2)
            dut.scan_en.value = 0

            fsm_table[(state, data_avail)] = (new_state, outputs)

        # Reset
        dut.data_avail.value = 0
        await Timer(1, units='ns')

    # FSM transition table
    print("\nFSM Transition Table:")
    print("Current State | Data Available | Next State | buf_en | out_sel | out_writing")
    print("-----")
    for (state, data_avail), (next_state, (be, os, ow)) in sorted(fsm_table.items()):
        print(f"{state:13} | {data_avail:14} | {next_state:10} | {be:6} | {os:7} | {ow:10}")

```

Design Artifacts:

State Setup via Scan Chain: The FSM's state is set through the scan chain (which simulates the loading of state values into flip-flops).

Test of Input Combinations: For each state, the data_avail input is tested with both possible values (0 and 1) to observe how the FSM behaves in different conditions.

Output Monitoring: The outputs (buf_en, out_sel, out_writing) are monitored before and after the clock edge to capture the FSM's response.

State Transition Verification: The new state is read through the scan chain after the clock edge to verify the correct transition.

FSM Transition Table: The state transitions and output values are logged in a dictionary and then printed for analysis.

What i learned:


State Encoding and Transition Verification: Ensuring that the FSM handles all state encodings and transitions correctly is critical for the correct operation of the system. Testing all possible states and inputs ensures no state is overlooked, and we can catch edge cases.

Handling Outputs in FSMs: Understanding how the outputs are derived from the state and inputs is just as important as verifying state transitions. It's crucial to ensure that outputs are generated at the correct time and match expectations.

Impact of Timing Delays: the importance of timing in simulations. The small delays between signal changes and the clock edges are necessary to allow the FSM to propagate and stabilize its outputs before they are sampled

Task 4:

Label wires like this:



AND

A1	A2	x
0	0	0
0	1	0
1	0	0
1	1	1

c	nc	d	A2
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0

a	b	c	d	na	nc	A1	A2	x
0	0	0	0	1	1	1	1	1
0	0	1	0	1	0	1	0	0
0	1	0	0	1	1	0	1	0
1	0	0	0	0	1	0	1	0
1	0	1	0	0	0	0	0	0
1	1	1	1	0	0	1	1	1

a	na	b	A1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0

na=0

Faults:

- 1: a stuck at 1
- 2: A1 stuck at 1
- 3: x stuck at 0
- 4: c stuck at 0 and x stuck at 1
- 5: no fault

Test vector uses:

a	b	c	d
0	0	0	0
0	0	1	0
0	1	0	0
1	0	0	0
1	0	1	0
1	1	1	1

1. Baseline Check (0000 → 1111):
 - Tests all nodes in default state. Fails if any signal is stuck.
2. NOT-c Gate Test (0010 → 1100):
 - Forces $c=1 \rightarrow nc=0$. Detects nc stuck-at-1 or c stuck-at-0.
3. OR Gate Test (0011 → 1011):
 - Checks $A2 = nc \text{ OR } d$. Fails if $A2$ stuck-at-0 or d stuck-at-0.
4. XOR Gate Test (0100 → 1101):
 - Tests $A1 = na \text{ XOR } b$. Detects $A1$ stuck-at-1 or b stuck-at-0.
5. NOT-a Gate Test (1000 → 0111):
 - Validates $na = \text{NOT } a$. Fails if na stuck-at-1 or a stuck-at-1.
6. AND Gate Input Test (1010 → 0000):
 - Forces $A1=0, A2=0 \rightarrow x=0$. Detects x stuck-at-1.
7. Full-Circuit Test (1111 → 0011):
 - Checks all gates simultaneously.

How It Detects Faults

- Input Stuck Faults: Each input is toggled (e.g., $a=0/a=1$) to catch stuck-at faults.
- Internal Faults: Intermediate signals ($na, nc, A1, A2$) are validated at each step.
- Gate-Level Faults: XOR/OR/AND outputs are tested under all input combinations.

Result Interpretation

- If only x fails: Fault is in the AND gate.
- If internal signals fail: Isolates to specific gates (e.g., $A1$ fails → XOR gate issue).
- Multiple mismatches: Indicates cascading faults (e.g., a stuck-at-1 + na stuck-at-0).

Task5:

1. Other Faults & Detection

- Bridging Faults: Shorts between adjacent wires. detect with:
 - measures quiescent current spikes
 - Voltage contrast imaging (physical inspection)
- Open Faults: Broken connections. detect with:
 - At-speed testing (timing-sensitive patterns)
 - Boundary scan

2. Scan Chain Trade-offs

Benefits	Downsides
high fault coverage	area overhead
debuggability	power dissipation during test
Automation (ATPG)	performance impact, critical paths
low test time	security risks (data leakage)

3. Testing Secure Circuits Without Scan

- Built-In Self-Test(mentioned in lec): On-chip test pattern generation/verification.
- Functional Tests: Cryptographic checksums of known outputs
- Parametric Monitoring: Ring oscillators to detect timing/power anomalies.
- Hardware Trojans: Use statistical methods to detect deviations
-

4. Pre-Optimization Scan Insertion Issues

- Problem: Scan flops may block logic optimizations like buffering or gate merging
- Solution
 - Re-timing: Move scan flops post-optimization
 - Partial Scan: Only scan critical flip-flops
 - Synthesis-aware insertion: Use tools that co-optimize scan and logic

Task6:

I am currently working on the design and implementation of the Floating-Point Arithmetic Unit core. The RTL for basic operations like addition, subtraction, multiplication, and division is progressing well, and I have kind of completed the basic architecture for handling IEEE 754 floating-point arithmetic. The control unit and datapath have been structured, and I am working on integrating the SPI interface to receive inputs and return the results.

At this point, I'm focusing on ensuring that the FPU handles edge cases, such as special values (NaN, Infinity) and rounding errors, correctly. I've also started drafting the testbenches for unit testing the FPU modules (but only a little bit). The goal is to complete initial testing and debugging this week, followed by integrating everything into a cohesive system for final validation.

Next steps involve refining the SPI communication with error checking and finalizing the full-system testbenches. I anticipate synthesizing the design soon to ensure it meets timing and performance targets.