

# 18-224 Exercise 9

Rudy Sorensen

March 30, 2025

# 1 Task 1

## 1.1 Parts E - H

Code is uploaded in repo in file ScanChain\_starter.py

## 2 Task 2

Code for testing adder is in ScanChain\_starter.py. The functions used are adder\_test() and gen\_test\_case(). I did CRT with 20 sets of inputs to verify my work. I don't have any design artifacts besides the output of my tests to prove their correctness. It is after this paragraph. As for reflecting on my work for this task, I don't have much to say. I basically pulled my gen\_test\_case() function from exercise 5 and tweaked it a bit so that the inputs were in the form of a list. This allowed me to easily input my test cases into my input\_chain() function. I then waited a clock cycle and simply had an assertion that compared the value in the x\_out register to the actual sum.

```
TEST 0:
A: [0, 0, 1, 0]
B: [0, 1, 0, 1]
X: 01110
CORRECT SUM:0b1110

TEST 1:
A: [1, 1, 0, 0]
B: [0, 0, 1, 0]
X: 00111
CORRECT SUM:0b111

TEST 2:
A: [1, 1, 1, 0]
B: [0, 0, 0, 0]
X: 00111
CORRECT SUM:0b111

TEST 3:
A: [1, 1, 1, 1]
B: [1, 0, 0, 1]
X: 11000
CORRECT SUM:0b11000

TEST 4:
A: [1, 0, 0, 0]
B: [1, 1, 1, 1]
X: 10000
CORRECT SUM:0b10000

TEST 5:
A: [0, 0, 1, 0]
B: [0, 1, 1, 0]
X: 01010
CORRECT SUM:0b1010

TEST 6:
A: [1, 0, 1, 1]
B: [0, 1, 0, 1]
```

X: 10111  
CORRECT SUM:0b10111

TEST 7:  
A: [1, 1, 1, 0]  
B: [1, 1, 0, 0]  
X: 01010  
CORRECT SUM:0b1010

TEST 8:  
A: [0, 0, 0, 1]  
B: [0, 0, 0, 0]  
X: 01000  
CORRECT SUM:0b1000

TEST 9:  
A: [1, 0, 0, 1]  
B: [1, 0, 0, 0]  
X: 01010  
CORRECT SUM:0b1010

TEST 10:  
A: [0, 1, 0, 1]  
B: [0, 1, 0, 1]  
X: 10100  
CORRECT SUM:0b10100

TEST 11:  
A: [1, 1, 0, 0]  
B: [1, 0, 1, 1]  
X: 10000  
CORRECT SUM:0b10000

TEST 12:  
A: [1, 1, 0, 1]  
B: [0, 0, 0, 0]  
X: 01011  
CORRECT SUM:0b1011

TEST 13:  
A: [0, 0, 0, 1]  
B: [1, 1, 0, 1]  
X: 10011  
CORRECT SUM:0b10011

TEST 14:  
A: [0, 0, 0, 0]  
B: [0, 0, 1, 0]  
X: 00100  
CORRECT SUM:0b100

TEST 15:

```
A: [0, 1, 1, 1]
B: [1, 0, 0, 0]
X: 01111
CORRECT SUM:0b1111
```

```
TEST 16:
A: [0, 0, 1, 0]
B: [1, 1, 1, 1]
X: 10011
CORRECT SUM:0b10011
```


```
TEST 17:
A: [1, 0, 0, 1]
B: [0, 0, 1, 0]
X: 01101
CORRECT SUM:0b1101
```

```
TEST 18:
A: [0, 0, 1, 0]
B: [0, 1, 1, 0]
X: 01010
CORRECT SUM:0b1010
```

```
TEST 19:
A: [0, 0, 0, 0]
B: [1, 1, 0, 0]
X: 00011
CORRECT SUM:0b11
```

### 3 Task 3

My code for this task is in ScanChain\_starter.py under the function hidden\_test(). The output of that function is in this document after the reconstructed state diagram. For reflection, I'll start by describing the process. Since I saw that cur\_state was only a 3-bit vector in the .log file and that there was only one 1-bit input, I used the scan chain to feed each possible state in twice, once with data\_avail set to 0 and then again with data\_avail set to 1. Then I simply waited a cycle, used my output\_chain() function to grab the next state out of the cur\_state registers, and printed that alongside the output variables. I think that it was a pretty cool exercise showing how useful scan chains can actually be even with limited knowledge of the design. It was definitely made easier by it being a Moore machine and only having one 1-bit input though.



```
data_avail: 0
CURR_STATE: [0, 0, 0]
NEXT_STATE: [0, 0, 0]
BUF_EN: 1
OUT_SEL: 00
OUT_WRITING: 0

data_avail: 1
CURR_STATE: [0, 0, 0]
```

```
NEXT_STATE: [1, 0, 0]
BUF_EN: 1
OUT_SEL: 00
OUT_WRITING: 0

data_avail: 0
CURR_STATE: [0, 0, 1]
NEXT_STATE: [0, 1, 0]
BUF_EN: 0
OUT_SEL: 10
OUT_WRITING: 1

data_avail: 1
CURR_STATE: [0, 0, 1]
NEXT_STATE: [0, 1, 0]
BUF_EN: 0
OUT_SEL: 10
OUT_WRITING: 1

data_avail: 0
CURR_STATE: [0, 1, 0]
NEXT_STATE: [0, 1, 1]
BUF_EN: 0
OUT_SEL: 11
OUT_WRITING: 1

data_avail: 1
CURR_STATE: [0, 1, 0]
NEXT_STATE: [0, 1, 1]
BUF_EN: 0
OUT_SEL: 11
OUT_WRITING: 1

data_avail: 0
CURR_STATE: [0, 1, 1]
NEXT_STATE: [0, 0, 0]
BUF_EN: 1
OUT_SEL: 00
OUT_WRITING: 0

data_avail: 1
CURR_STATE: [0, 1, 1]
NEXT_STATE: [1, 0, 0]
BUF_EN: 1
OUT_SEL: 00
OUT_WRITING: 0

data_avail: 0
CURR_STATE: [1, 0, 0]
NEXT_STATE: [0, 0, 1]
BUF_EN: 0
OUT_SEL: 01
```

```
OUT_WRITING: 1

data_avail: 1
CURR_STATE: [1, 0, 0]
NEXT_STATE: [0, 0, 1]
BUF_EN: 0
OUT_SEL: 01
OUT_WRITING: 1

data_avail: 0
CURR_STATE: [1, 0, 1]
NEXT_STATE: [1, 0, 1]
BUF_EN: 0
OUT_SEL: 00
OUT_WRITING: 0

data_avail: 1
CURR_STATE: [1, 0, 1]
NEXT_STATE: [1, 0, 1]
BUF_EN: 0
OUT_SEL: 00
OUT_WRITING: 0

data_avail: 0
CURR_STATE: [1, 1, 0]
NEXT_STATE: [1, 1, 0]
BUF_EN: 0
OUT_SEL: 00
OUT_WRITING: 0

data_avail: 1
CURR_STATE: [1, 1, 0]
NEXT_STATE: [1, 1, 0]
BUF_EN: 0
OUT_SEL: 00
OUT_WRITING: 0

data_avail: 0
CURR_STATE: [1, 1, 1]
NEXT_STATE: [1, 1, 1]
BUF_EN: 0
OUT_SEL: 00
OUT_WRITING: 0

data_avail: 1
CURR_STATE: [1, 1, 1]
NEXT_STATE: [1, 1, 1]
BUF_EN: 0
OUT_SEL: 00
OUT_WRITING: 0
```



## 4 Task 4

### 4.1 Part A

Vectors highlighted the same color will catch more than one fault.

	$\{b, c, a\}$ SA0	SA1	
w0	$\{x111\}, \{0x11\}$	$\{x100\}, \{0x00\}$	w8==0, w0 SA0 w8==0, w0 SA1
w1	$\{x100\}, \{0x00\}$	$\{x111\}, \{0x11\}$	w8==0, w1 SA0 w8==0, w1 SA1
w2	$\{x111\}, \{0x11\}$	$\{x100\}, \{0x00\}$	w8==0, w2 SA0 w8==0, w2 SA1
w3	$\{x111\}, \{0x11\}$ $ab=00$	$\{x110\}, \{x101\}, \{0x10\}, \{0x01\}$	w8==0, w3 SA0 w8==0, w3 SA1
w4	$\{0111\}, \{0100\}$	$\{0011\}, \{0000\}$	w8==1, w4 SA0 w8==0, w4 SA1
w5	$\{0011\}, \{0000\}$	$\{0111\}, \{0000\}$	w8==0, w5 SA0 w8==1, w5 SA1
w6	$\{1111\}, \{1100\}$	$\{0111\}, \{0100\}$	w8==0, w6 SA0 w8==1, w6 SA1
w7	$\{1111\}, \{1100\}, \dots$	$\{0111\}, \{0100\}, \dots$	w8==0, w7 SA0 w8==1, w7 SA1
w8	$\{1111\}, \{1100\}, \dots$	$\{0101\}, \dots$	w8==0, w8 SA0 w8==1, w8 SA1

## 4.2 Part B

These outputs are probably wrong. I was confused by this.

For fault1.sv, I had:

- **a** possibly SA1
- **w1** possibly SA0
- **b** possibly SA1

For fault2.sv I detected no faults.

For fault3.sv, I had a variety of possible errors. They were:

- **c** possibly SA1
- **w5** possibly SA0
- **d** possibly SA0
- **w7** possibly SA0
- **x** possibly SA0

For fault4.sv, I had that **x** was SA1.

For fault5.sv, I detected no faults.

### 4.2.1 Outputs

#### fault1.sv

```
VEC: 0b1111
X VAL: 1
A VAL: 1
B VAL: 1
C VAL: 1
D VAL: 1

VEC: 0b1100
X VAL: 0
A VAL: 0
B VAL: 0
C VAL: 1
D VAL: 1
POSSIBLE w0 SA1
```

POSSIBLE w1 SA0  
POSSIBLE w2 SA1

VEC: 0b1110

X VAL: 1  
A VAL: 0  
B VAL: 1  
C VAL: 1  
D VAL: 1

VEC: 0b111

X VAL: 0  
A VAL: 1  
B VAL: 1  
C VAL: 1  
D VAL: 0

VEC: 0b11

X VAL: 1  
A VAL: 1  
B VAL: 1  
C VAL: 0  
D VAL: 0

VEC: 0b1111

X VAL: 1  
A VAL: 1  
B VAL: 1  
C VAL: 1  
D VAL: 1

VEC: 0b101

X VAL: 0  
A VAL: 1  
B VAL: 0  
C VAL: 1  
D VAL: 0

## fault2.sv

```
VEC: 0b1111  
X VAL: 1  
A VAL: 1  
B VAL: 1  
C VAL: 1  
D VAL: 1
```

```
VEC: 0b1100  
X VAL: 1  
A VAL: 0  
B VAL: 0  
C VAL: 1  
D VAL: 1
```

```
VEC: 0b1110  
X VAL: 1  
A VAL: 0  
B VAL: 1  
C VAL: 1  
D VAL: 1
```

```
VEC: 0b111  
X VAL: 0  
A VAL: 1  
B VAL: 1  
C VAL: 1  
D VAL: 0
```

```
VEC: 0b11  
X VAL: 1  
A VAL: 1  
B VAL: 1  
C VAL: 0  
D VAL: 0
```

```
VEC: 0b1111  
X VAL: 1  
A VAL: 1  
B VAL: 1  
C VAL: 1  
D VAL: 1
```

```
VEC: 0b101  
X VAL: 0  
A VAL: 1  
B VAL: 0  
C VAL: 1  
D VAL: 0
```

### fault3.sv

```
VEC: 0b1111
X VAL: 0
A VAL: 1
B VAL: 1
C VAL: 1
D VAL: 1
POSSIBLE w0 SAO
POSSIBLE w1 SA1
POSSIBLE w2 SAO
POSSIBLE w3 SAO

VEC: 0b1100
X VAL: 0
A VAL: 0
B VAL: 0
C VAL: 1
D VAL: 1
POSSIBLE w0 SA1
POSSIBLE w1 SAO
POSSIBLE w2 SA1

VEC: 0b1110
X VAL: 0
A VAL: 0
B VAL: 1
C VAL: 1
D VAL: 1
POSSIBLE w3 SA1

VEC: 0b111
X VAL: 0
A VAL: 1
B VAL: 1
C VAL: 1
D VAL: 0

VEC: 0b11
X VAL: 0
A VAL: 1
B VAL: 1
C VAL: 0
D VAL: 0
POSSIBLE w4 SA1
POSSIBLE w5 SAO

VEC: 0b1111
X VAL: 0
A VAL: 1
B VAL: 1
C VAL: 1
D VAL: 1
```

```
POSSIBLE w6 SAO  
POSSIBLE w7 SAO  
POSSIBLE w8 SAO
```

```
VEC: 0b101
```

```
X VAL: 0
```

```
A VAL: 1
```

```
B VAL: 0
```

```
C VAL: 1
```

```
D VAL: 0
```

## fault4.sv

```
VEC: 0b1111  
X VAL: 1  
A VAL: 1  
B VAL: 1  
C VAL: 1  
D VAL: 1
```

```
VEC: 0b1100  
X VAL: 1  
A VAL: 0  
B VAL: 0  
C VAL: 1  
D VAL: 1
```

```
VEC: 0b1110  
X VAL: 1  
A VAL: 0  
B VAL: 1  
C VAL: 1  
D VAL: 1
```

```
VEC: 0b111  
X VAL: 1  
A VAL: 1  
B VAL: 1  
C VAL: 1  
D VAL: 0  
POSSIBLE w4 SA0  
POSSIBLE w5 SA1  
POSSIBLE w6 SA1  
POSSIBLE w7 SA1
```

```
VEC: 0b11  
X VAL: 1  
A VAL: 1  
B VAL: 1  
C VAL: 0  
D VAL: 0
```

```
VEC: 0b1111  
X VAL: 1  
A VAL: 1  
B VAL: 1  
C VAL: 1  
D VAL: 1
```

```
VEC: 0b101  
X VAL: 1  
A VAL: 1  
B VAL: 0  
C VAL: 1
```

D VAL: 0  
POSSIBLE w8 SA1



## fault5.sv

VEC: 0b1111

X VAL: 1

A VAL: 1

B VAL: 1

C VAL: 1

D VAL: 1

VEC: 0b1100

X VAL: 1

A VAL: 0

B VAL: 0

C VAL: 1

D VAL: 1

VEC: 0b1110

X VAL: 0

A VAL: 0

B VAL: 1

C VAL: 1

D VAL: 1

POSSIBLE w3 SA1

VEC: 0b111

X VAL: 0

A VAL: 1

B VAL: 1

C VAL: 1

D VAL: 0

VEC: 0b11

X VAL: 1

A VAL: 1

B VAL: 1

C VAL: 0

D VAL: 0

VEC: 0b1111

X VAL: 1

A VAL: 1

B VAL: 1

C VAL: 1

D VAL: 1

VEC: 0b101

X VAL: 0

A VAL: 1

B VAL: 0

C VAL: 1

D VAL: 0