

Task #2

Output of testing:

```
test 15 + 5 passed
test 15 + 15 passed
test 7 + 14 passed
1560.00ns INFO cocotb.regression
1560.00ns INFO cocotb.regression

test passed
*****
** TEST                STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
*****
** ScanChain_starter.test  PASS      1560.00      0.00      338005.91 **
*****
** TESTS=1 PASS=1 FAIL=0 SKIP=0      1560.00      0.01      144765.66 **
*****
```

I liked that the use of helper functions made testing a lot easier, as I only had to think of the bit values to input in the order of the inputs/outputs of the adder.log file. I could easily check whether or not my sum was expected.

Task #6

I'm working on the System Verilog for my project, working through some of the modules and making sure the logic is working. I'm also thinking of ways to have access to more memory for my project or some kind of work around because I may need buffers to store my computations in. I'm hoping to finish most of my SV and start creating some very basic test benches.