

### pLUTo

#### **Enabling Massively Parallel Computation** in DRAM via Lookup Tables

João Dinis Ferreira Gabriel Falcao Juan Gómez-Luna

Mohammed Alser

Lois Orosa

Mohammad Sadrosadati

Jeremie S. Kim

Geraldo F. Oliveira

Taha Shahroodi Anant Nori Onur Mutlu



instituto de telecomunicações











### Summary

**Background:** Processing-in-Memory (PiM) alleviates the performance and energy bottlenecks caused by data movement in modern applications

- Processing-<u>near</u>-Memory (PnM): adds logic elements near memory arrays
- Processing-using-Memory (PuM): uses the analog properties of memory for computation

**Problem:** Existing Processing-using-DRAM architectures *only support* a limited range of operations (data movement, bitwise logic, bit shifting)

- This limits Processing-using-DRAM's applicability to a narrow set of applications

**Goal:** Extend the applicability of Processing-using-DRAM by designing a PuM substrate with support for complex operations

**pLUTo:** A Processing-using-DRAM substrate that replaces complex operations with equivalent memory lookups

- pLUTo LUT Query operation enables bulk in-memory table lookups
- Three pLUTo designs target different performance/energy/area tradeoffs
- <u>pLUTo API</u> and <u>pLUTo Compiler</u> facilitate programmer adoption

#### Key Results: Our extensive evaluation shows that pLUTo

- Greatly outperforms CPU/GPU/PnM baselines, both in performance and energy
- Incurs small DRAM area overheads (between 10.2% and 23.1%)

#### Contents

#### Introduction

### pLUTo

Overview

pLUTo Designs

System Integration

#### **Evaluation**

#### Conclusion



#### Contents

#### Introduction

### pLUTo

Overview

pLUTo Designs

**System Integration** 


### Evaluation

#### Conclusion



#### Data Movement Bottleneck


Data movement is a major bottleneck in modern computer architectures





#### Data Movement Bottleneck


Data movement is a major bottleneck in modern computer architectures





#### Data Movement Bottleneck


Data movement is a major bottleneck in modern computer architectures



Over 60% of the total system energy is spent on data movement<sup>1</sup>

# **Processing-in-Memory**


#### 1. Processing-near-Memory



Processing-near-Memory leverages additional logic placed on the same die as memory or on the logic layer of 3D-stacked memory

# **Processing-in-Memory**

#### 2. Processing-using-Memory



Processing-using-Memory leverages the operational principles of memory to perform computation



### Limitations of Processing-using-DRAM

Data Movement	RowClone, Seshadri+ 2013 LISA, Chang+ 2013
Bitwise Operations	Ambit, Seshadri+ 2017
Bit Shifting	DRISA, Li+ 2017
Arithmetic Operations	SIMDRAM, Hajinazar & Oliveira+ 2021

Existing Processing-using-DRAM architectures only support a limited range of operations

### The Goal of pLUTo

**Extend** Processing-using-DRAM to support the execution of arbitrarily complex operations

#### Contents

### Introduction

### pLUTo

Overview

pLUTo Designs

**System Integration** 

### Evaluation

#### Conclusion
































Replace computation with memory accesses

→ pLUTo LUT Query operation





### Desired LUT Query

Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} prime numbers




### Desired LUT Query

Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} *prime numbers* 

#### Desired LUT Query

Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} *prime numbers* 




	Pri	me
	num	bers
LUT	i	f(i)
index		,
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7



### Desired LUT Query

Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} *prime numbers* 




	Pri	me
	num	bers
LUT	i	f(i)
index	-	- (-)
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7



### Desired LUT Query

Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} *prime numbers* 




	Pri	me
	num	bers
LUT index	i	f(i)
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7



### Desired LUT Query

Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} *prime numbers* 




	Pri	me
	num	bers
LUT	i	f(i)
index	-	- (-)
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7



### Desired LUT Query

Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} *prime numbers* 




	Pri	me
	num	bers
LUT	i	f(i)
index	•	.(.)
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7



#### Desired LUT Query

Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} *prime numbers* 




	Pri	me
	num	bers
LUT	i	f(i)
iliuex	c+	
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7

<u>l</u>ook<u>u</u>p <u>t</u>able



#### Desired LUT Query

Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} *prime numbers* 




	Pri	me
	num	bers
LUT index	i	f(i)
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7


<u>l</u>ook<u>u</u>p <u>t</u>able



#### Desired LUT Query

Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} *prime numbers* 






<u>l</u>ook<u>u</u>p <u>t</u>able



#### Desired LUT Query

Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} *prime numbers* 



	Prime	
	num	bers
	LUT	f(i)
	index	f(i)
1 <sup>st</sup>	0	2
2 <sup>nd</sup>	1	3
3 <sup>rd</sup>	2	5
4 <sup>th</sup>	3	7


in-memory look<u>u</u>p <u>t</u>able





#### Desired LUT Query

Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} *prime numbers* 



	Prime	
	num	bers
	LUT	f(i)
	index	f(i)
1 <sup>st</sup>	0	2
2 <sup>nd</sup>	1	3
3 <sup>rd</sup>	2	5
4 <sup>th</sup>	3	7


in-memory <u>l</u>ook<u>u</u>p <u>t</u>able





#### Desired LUT Query

Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} *prime numbers* 



	Prime	
	num	bers
	LUT	£(;)
	index	f(i)
1 <sup>st</sup>	0	2
2 <sup>nd</sup>	1	3
3 <sup>rd</sup>	2	5
4 <sup>th</sup>	3	7


in-memory look<u>u</u>p <u>t</u>able





### Desired LUT Query

Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} *prime numbers* 



	Pri	Prime	
	num	bers	
	LUT	£(;)	
	index	f(i)	
1 <sup>st</sup>	0	2	
2 <sup>nd</sup>	1	3	
3 <sup>rd</sup>	2	5	
4 <sup>th</sup>	3	7	


in-memory <u>l</u>ook<u>u</u>p <u>t</u>able





#### Desired LUT Query

Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} *prime numbers* 




	Pri	Prime	
	num	numbers	
	LUT	£(;)	
	index	f(i)	
1 <sup>st</sup>	0	2	
2 <sup>nd</sup>	1	3	
3 <sup>rd</sup>	2	5	
4 <sup>th</sup>	3	7	

in-memory <u>l</u>ook<u>u</u>p <u>t</u>able 3 2



#### Desired LUT Query

Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} *prime numbers* 




	Pri	Prime	
	num	numbers	
	LUT	f(i)	
	index	f(i)	
1 <sup>st</sup>	0	2	
2 <sup>nd</sup>	1	3	
3 <sup>rd</sup>	2	5	
4 <sup>th</sup>	3	7	

in-memory <u>l</u>ook<u>u</u>p <u>t</u>able



#### Desired LUT Query

Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} *prime numbers* 



	Pri	Prime	
	num	numbers	
	LUT	£(:)	
	index	f(i)	
1 <sup>st</sup>	0	2	
2 <sup>nd</sup>	1	3	
3 <sup>rd</sup>	2	5	
4 <sup>th</sup>	3	7	


in-memory look<u>u</u>p <u>t</u>able 3 2 3



# The pLUTo LUT Query: Operation

#### Desired LUT Query

Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} *prime numbers* 



	Pri	Prime	
	num	bers	
	LUT		
	index	f(i)	
1 <sup>st</sup>	0	2	
2 <sup>nd</sup>	1	3	
3 <sup>rd</sup>	2	5	
4 <sup>th</sup>	3	7	

in-memory look<u>u</u>p <u>t</u>able 3 2 3


output vector



# The pLUTo LUT Query: Operation

#### Desired LUT Query

Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} prime numbers



	Pri	Prime	
	num	bers	
	LUT		
	index	f(i)	
1 <sup>st</sup>	0	2	
2 <sup>nd</sup>	1	3	
3 <sup>rd</sup>	2	5	
4 <sup>th</sup>	3	7	

in-memory <u>l</u>ook<u>u</u>p <u>t</u>able 3 2 3 7


output vector




LUT Query: Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} *prime numbers* 

	Prime	
	numbe	ers
LUT	i	f(i)
index	ı	1(1)
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7

lookup table










LUT Query: Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} prime numbers

	Prime numbers	
	numbe	512
LUT	i	f(i)
index		1(1)
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7









SAFARI


LUT Query: Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} prime numbers


	Prime numbers	
LUT index	i	f(i)
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7

1 0 1 3 input vector

<u>l</u>ook<u>u</u>p <u>t</u>able


output vector






	Prime numbers	
	וווווווווווווווו	215
LUT	i	f(i)
index		1(1)
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7


<u>l</u>ook<u>u</u>p <u>t</u>able






output vector






	Prime numbers	
LUT index	i	f(i)
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7











	Prime	
	numb	ers
LUT index	i	f(i)
	1 <sup>st</sup>	2
	2 <sup>nd</sup>	3
	3 <sup>rd</sup>	5
	4 <sup>th</sup>	7
look <u>u</u> p <u>t</u> able		

1 0 1 3 input vector


3 2 3 7 output vector







Prime	
ווטוווטו	213
:	£(:)
I	f(i)
1 <sup>st</sup>	2
2 <sup>nd</sup>	3
3 <sup>rd</sup>	5
4 <sup>th</sup>	7
	number i  1st 2nd 3rd

lookup table











	Prime	
	numbe	ers
LUT	i	f(i)
index	•	1(1)
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7











	Prime	
	numbers	
LUT index	i	f(i)
	1 <sup>st</sup>	2
	2 <sup>nd</sup>	3
	3 <sup>rd</sup>	5
	4 <sup>th</sup>	7
<u>l</u> ook <u>u</u> p <u>t</u> able		











	Prime	
	numbers	
LUT index	i	f(i)
index		
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7
<u>l</u> ook <u>u</u> p <u>t</u> able		


1 0 1 3 input vector

3 2 3 7 output vector







	Prime	
	numbers	
LUT index	i	f(i)
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7



3	2	3	7
OU	tput	vect	or







	Prime	
	numbers	
LUT	i	f(i)
index		
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7

1	0	1	3
in	but '	vecto	or

3	2	3	7
ΟU	tput	vect	or







	Prime	
	numbers	
LUT	:	f(;)
index	ı	f(i)
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7


1	0	1	3
in	put '	vecto	or

3	2	3	7
OU	tput	vect	or






	Prime	
	numbers	
LUT index	i	f(i)
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7












LUT Query: Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} prime numbers

	Prime	
	numbers	
LUT	i	f(i)
index	-	( )
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7











	Prime	
	numbers	
LUT	i	f(i)
index	1	1(1)
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7









LUT Query: Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} prime numbers

	Prime	
	numbers	
LUT	:	f(i)
index	I	f(i)
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7








LUT Query: Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} prime numbers

	Prime	
	numbers	
LUT index	i	f(i)
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7

1 0 1 3 input vector

<u>l</u>ook<u>u</u>p <u>t</u>able


3 2 3 7 output vector




LUT Query: Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} prime numbers


	Prime	
	numbers	
LUT index	i	f(i)
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7


lookup table






output vector






	Prime	
	numbers	
LUT index	i	f(i)
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7









LUT Query: Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} prime numbers

	Prime numbers	
	HUHHDEIS	
LUT	i	f(i)
index		
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7









LUT Query: Return {2<sup>nd</sup>, 1<sup>st</sup>, 2<sup>nd</sup>, 4<sup>th</sup>} *prime numbers* 

	Prime	
	numbers	
LUT	:	f(;)
index	ı	f(i)
0	1 <sup>st</sup>	2
1	2 <sup>nd</sup>	3
2	3 <sup>rd</sup>	5
3	4 <sup>th</sup>	7







#### Contents

#### Introduction

## pLUTo

Overview

pLUTo Designs


**System Integration** 


#### Evaluation

## Conclusion




• Match Logic: shared by the three pLUTo designs






**BSA**<u>B</u>uffered <u>S</u>ense <u>A</u>mplifier





**GSA**<u>G</u>ated <u>S</u>ense <u>A</u>mplifier




Gated Memory Cell

• Match Logic: shared by the three pLUTo designs






**BSA**<u>B</u>uffered <u>S</u>ense <u>A</u>mplifier




**GSA** <u>G</u>ated <u>S</u>ense <u>A</u>mplifier




**GMC**<u>Gated Memory Cell</u>




• Match Logic: shared by the three pLUTo designs







**BSA**Buffered Sense Amplifier




**GSA** <u>G</u>ated <u>S</u>ense <u>A</u>mplifier




• Match Logic: shared by the three pLUTo designs







**BSA**Buffered Sense Amplifier




**GSA** <u>G</u>ated <u>S</u>ense <u>A</u>mplifier




• Match Logic: shared by the three pLUTo designs







**BSA**<u>B</u>uffered <u>S</u>ense <u>A</u>mplifier




**GSA** <u>G</u>ated <u>S</u>ense <u>A</u>mplifier




• Match Logic: shared by the three pLUTo designs







**BSA**Buffered Sense Amplifier



**GSA** <u>G</u>ated <u>S</u>ense <u>A</u>mplifier



## pLUTo Designs: Tradeoff Space



pLUTo designs cover a *broad design space* and provide *different* performance, energy, and area efficiency

#### **Contents**

#### Introduction

## pLUTo

Overview

pLUTo Designs

**System Integration** 

#### Evaluation

## Conclusion



## **System Integration**

pLUTo Compiler

pLUTo Controller

C-Like Code with pLUTo API calls

Assembly Code with pLUTo ISA Extensions


Execution in the *DRAM*Substrate


api\_pluto\_mul

pluto\_subarray\_alloc
pluto\_bit\_shift\_l
pluto\_or
pluto\_op

ACT PRE ACT ACT PRE

## More in the Paper






Reference C Code

uint2\_t \*A,\*B,\*C = (uint2\_t \*)malloc(input\_size\*2); // Inputs uint4\_t \*out = (uint4\_t \*)malloc(input\_size\*4); // Output


// Array initialization // Multiply-and-add loop


for (int i = 0; i < input\_size; i++) {</pre> out[i] = A[i]\*B[i] + C[i]:

pLUTo API Code



C pLUTo ISA Instructions





e pLUTo Controller & Execution





#### pLUTo: Enabling Massively Parallel Computation in DRAM via Lookup Tables

João Dinis Ferreira§ Gabriel Falcao† Juan Gómez-Luna§ Mohammed Alser§ Lois Orosa§∇ Mohammad Sadrosadati§ Jeremie S. Kim§ Geraldo F. Oliveira§ Taha Shahroodi‡ Anant Nori\* Onur Mutlu§ §ETH Zürich †IT, University of Coimbra ∇Galicia Supercomputing Center ‡TU Delft \*Intel



https://arxiv.org/pdf/2104.07699.pdf



#### Contents

### Introduction

# pLUTo

Overview

pLUTo Designs

**System Integration** 

### **Evaluation**

## Conclusion



# Methodology: Experimental Setup

#### Baselines

- CPU (Intel® Xeon Gold 5118)
- GPU (NVIDIA® GeForce RTX 3080 Ti)
- Processing-near-Memory (PnM)

#### pLUTo

- In-house simulator, open-sourced
- https://github.com/CMU-SAFARI/pLUTo

#### • We evaluate:

- Performance
- Energy consumption
- Area overhead
- Circuit-level reliability and correctness
- ...





# Methodology: Experimental Setup

#### Baselines

- CPU (Intel® Xeon Gold 5118)
- GPU (NVIDIA® GeForce RTX 3080 Ti)
- Processing-near-Memory (PnM)

#### pLUTo


- In-house simulator, open-sourced
- https://github.com/CMU-SAFARI/pLUTo

#### We evaluate:

- Performance
- Energy consumption
- Area overhead
- Circuit-level reliability and correctness

· ...





João Dinis Ferreira 
 Gabriel Falcao 
 Juan Gómez-Luna 
 Mohammed Alser 
 Lois Orosa 
 Mohammed Sadrosadati 
 Jeremie S. Kim 
 Geraldo F. Oliveira 
 Taha Shahroodi 
 Anant Nori 
 Onur Mutlu

§ETH Zürich †IT, University of Coimbra 

∇Galicia Supercomputing Center †TU Delft \*Intel

\*Intel

\*Intel

\*TU Delft \*Intel

\*




# Methodology: Workloads

- 7 real-world workloads (not well supported by prior work)
  - CRC-8/16/32
  - Salsazo
  - VMPC
  - Image Binarization
  - Color Grading
- 4 synthetic workloads (supported by prior work)
  - Vector Addition
  - Vector Point-Wise Multiplication
  - Row-Level Bitwise Logic Operations
  - Bit Counting



### Performance


Average speedup across 7 real-world workloads



pLUTo significantly outperforms CPU, GPU and PnM baselines

# Performance (normalized to area)

Average speedup normalized to area across 7 real-world workloads




pLUTo provides *substantially higher* performance per unit area than *both* the CPU and the GPU



# **Energy Consumption**

Average energy consumption across 7 real-world workloads



pLUTo *significantly reduces energy consumption* compared to processor-centric architectures for various workloads

# More Results in the Paper

- Comparison with FPGA
- Area Overhead Analysis
- Circuit-Level Reliability & Correctness
   Range of Supported Operations

- Subarray-Level Parallelism
- LUT Loading Overhead





#### pLUTo: Enabling Massively Parallel Computation in DRAM via Lookup Tables

Mohammed Alser§ João Dinis Ferreira§ Gabriel Falcao† Juan Gómez-Luna§ Lois Orosa§∇ Jeremie S. Kim§ Mohammad Sadrosadati§ Geraldo F. Oliveira§

> Taha Shahroodi<sup>‡</sup> Anant Nori\* Onur Mutlu§

§ETH Zürich ∇ Galicia Supercomputing Center ‡TU Delft †IT, University of Coimbra \*Intel



#### Contents

## Introduction

# pLUTo

Overview

pLUTo Designs

**System Integration** 

## Evaluation

## Conclusion





The *pLUTo Lookup Table Query* introduces support for the execution of arbitrarily complex operations in DRAM





The *pLUTo Lookup Table Query* introduces support for the execution of arbitrarily complex operations in DRAM



<u>Buffered Sense Amplifier, Gated Sense Amplifier & Gated Memory Cell</u>

target different performance/energy/area tradeoffs



The *pLUTo Lookup Table Query* introduces support for the execution of arbitrarily complex operations in DRAM



<u>Buffered Sense Amplifier, Gated Sense Amplifier & Gated Memory Cell</u> target different performance/energy/area tradeoffs



pLUTo API, pLUTo Compiler & pLUTo Controller facilitate programmer adoption of pLUTo





The *pLUTo Lookup Table Query* introduces support for the execution of arbitrarily complex operations in DRAM



<u>Buffered Sense Amplifier, Gated Sense Amplifier & Gated Memory Cell</u> target different performance/energy/area tradeoffs



pLUTo API, pLUTo Compiler & pLUTo Controller facilitate programmer adoption of pLUTo



pLUTo greatly outperforms the CPU/GPU/PnM baselines in performance and energy while incurring small area overheads





# pLUTo

## **Enabling Massively Parallel Computation** in DRAM via Lookup Tables

João Dinis Ferreira

Gabriel Falcao Juan Gómez-Luna

Mohammed Alser

Lois Orosa

Mohammad Sadrosadati

Jeremie S. Kim

Geraldo F. Oliveira

Taha Shahroodi

**Anant Nori** 

Onur Mutlu













#### pLUTo









#### pLUTo Summary



The *pLUTo Lookup Table Query* introduces support for the execution of arbitrarily complex operations in DRAM



Buffered Sense Amplifier, Gated Sense Amplifier & Gated Memory Cell target different performance/energy/area tradeoffs





pLUTo API, pLUTo Compiler & pLUTo Controller facilitate programmer adoption of pLUTo



performance and energy while incurring small area overheads



pLUTo greatly outperforms the CPU/GPU/PnM baselines in





# pLUTo

## **Enabling Massively Parallel Computation** in DRAM via Lookup Tables

João Dinis Ferreira

Gabriel Falcao Juan Gómez-Luna

Mohammed Alser

Lois Orosa

Mohammad Sadrosadati

Jeremie S. Kim

Geraldo F. Oliveira

Taha Shahroodi

**Anant Nori** 

Onur Mutlu















# **Backup Slides**

# **DRAM Organization**




## pLUTo Components







## pLUTo Example Operation






# pLUTo Cell Designs







# System Integration: End-to-End


#### a Reference C Code

```
// Array allocation
uint2_t *A, *B = pluto_malloc(size=input_size, bitwidth=2);
uint2_t *C, *tmp = pluto_malloc(size=input_size, bitwidth=4);
uint4_t *out = pluto_malloc(size=input_size, bitwidth=5);


// Multiply-and-add loop
for (int i = 0; i < input_size/row_size; i++){
    api_pluto_mul(in1 = A, in2 = B, out = tmp, bitwidth = 2);
    api_pluto_add(in1 = C, in2 = tmp, out = out, bitwidth = 4);
}</pre>
```

#### **b** pLUTo API Code

```
# Array allocation
pluto_row_alloc $prg0, input_size, 2 # Allocate A
pluto_row_alloc $prg1, input_size, 2 # Allocate B
pluto_row_alloc $prg2, input_size, 4 # Allocate C
pluto_row_alloc $prg3, input_size, 4 # Allocate tmp
pluto row alloc $prq4, input size, 5 # Allocate out
# Allocate and load LUTs
pluto_subarray_alloc $lut_rg0, "mul2_lut_file.dat"
pluto_subarray_alloc $lut_rg1, "add4_lut_file.dat"
# Allocate temporary row for OR operation
pluto_row_alloc $prq5, input_size, 8
# Multiply-and-add loop
div $r0, input size, row size # Initialize loop counter
LOOP:
   pluto_bit_shift_l $pgr0, 4 # Shift A 4 bits to the left
   pluto_or $prq5, $prq0, $prq1 # $prq5 <- A | B</pre>
   pluto_op $prq3, $prq5, $lut_rq0, 256, 4 # tmp <- LUT[A|B]</pre>
   pluto_bit_shift_l $pgr3, 4 # Shift tmp 4 bits to the left
   pluto_or $prg5, $prg3, $prg2 # $pgr5 <- tmp | C</pre>
   pluto_op $prg4, $prg5, $lut_rg1, 256, 8 # out <- LUT[tmp|C]</pre>
   # Update input addresses
   subi $r0, 0
                   # decrement loop counter
   bne $r0, LOOP # next loop iteration
```




d Data Dependency Graph



pLUTo Controller & Execution




# Speedup






## Speedup Normalized to Unit Area






## **Energy, Normalized**






## Speedup Over FPGA





# Fraction of Time Spent Loading LUTs (DDR4, SSD) vs. Volume of Queried Data (MB)





# Comparison of Operations Supported by pLUTo vs. Prior Work

Table 6: Comparison of operations supported by pLUTo vs. prior PuM. All performance per area and energy efficiency values are normalized to pLUTo-BSA with 4-subarray parallelism.


	<b>Ambit</b> [84]	SIMDRAM [75]	LAcc [96]	<b>DRISA</b> [79]	pLUTo-BSA
Capacity	8 GB	8 GB	8 GB	2 GB	8 GB
Area (mm <sup>2</sup> )	61.0	61.1	54.8	65.2	70.5
Power (W)	5.3	5.3	5.3	98.0	11
NOT (ns)	135.0	135.0	135.0	207.6	105.0
AND (ns)	270.0	270.0	270.0	415.2	165.0
OR (ns)	270.0	270.0	270.0	415.2	165.0
XOR (ns)	585.0	585.0	450.0	691.9	165.0
XNOR (ns)	585.0	585.0	450.0	691.9	165.0
Performance Per Area	0.54	0.54	0.67	0.37	1.00
(higher is better)					
Energy Efficiency	0.54	0.54	0.67	0.02	1.00
(higher is better)					
4-bit Addition (ns)	5081.0	1585.0	1142.3	1756.5	1920.0
4-bit Multiplication (ns)	19065.0	7451.0	5365.4	8250.1	1920.0
4-bit Bit Counting (ns)	2936.0	1156.0	-	6649.9	120.0
8-bit Bit Counting (ns)	6901.0	2696.0	-	13580.0	1920.0
Performance Per Area	0.34	0.45	1.00*	0.17	1.00
(higher is better)					
Energy Efficiency	0.69	0.94	2.00*	0.02	1.00
(higher is better)					
6-bit to 2-bit LUT Query (ns)	-	-	-	-	480.0
8-bit to 8-bit LUT Query (ns)	-	-	-	-	1920.0
8-bit Binarization (ns)	-	-	-	-	1920.0
8-bit Exponentiation (ns)	-	-	-	-	1920.0

<sup>-</sup> indicates that the operation is *not* supported by the proposed mechanism.




<sup>\*</sup> indicates that the result was obtained from partial data.

# Energy Efficiency (pLUTo vs. PuM vs. PnM) vs. Bit Width, one operation






# Throughput & Energy Consumption of pLUTo vs. LUT Query Size






# Speedup vs. Subarray-Level Parallelism





# Circuit-Level Reliability and Correctness





# Impact of tFAW

