


InfOli: A Parallel
Neuron Simulator on
Xeon Phi Architectures

# Computational Neuroscience











## **Problem Complexity**



# InfOli Simulator - Description



#### **Tri-compartmental model**

Soma (body): computation

Dendrite: communication


Axon: output

#### **Gap Junction Mechanism**


Communication between dendrites in the network

Performance Bottleneck

## InfOli Simulator - Description




#### InfOli Simulator - Description



Flowchart of the InfOli Simulator [1]

## Infoli Simulator - Serial Code Profiling

GProf performance analysis tool



Computation time taken by the various compartments in the InfOli model [2]

Computation	FP operations/neuron
Gap junction	12 per connection
Cell compartment	859
I/O and storage	FP operations/neuron
Neuron states	19
Evoked input	1
Connectivity vector	1 per connection
Neuron conductances	20
Axon output	1 (Axon voltage)
Neuron computation task	% of FP ops for 96 cells
Compartmental computations	43
Gap junctions	57
Computations per step:	$859 * N + 12 * N^2 * C$
	C: connectivity density
	N: network size

Neuron requirements per simulation step [3]


```
/* Main loop: every iteration is a simulation timestep */
      for(simStep=0;simStep<total simulation steps;simStep++) {</pre>
             /*Loop to iterate throught the different neurons and compute every compartment*/
             for (target_cell=0;target_cell<cellCount;target_cell++) {
                    /* we simulate a hardcoded input pulse here that differs from step to step */
                     cellParamsPtr[target cell].iAppIn = iApp;
                     cellParamsPtr[target cell].prevCellState = &cellPtr[simulation array ID][target cell];
                     cellParamsPtr[target cell].newCellState = &cellPtr[simulation array ID^1][target cell];
9
10
                     CompDend(&cellParamsPtr[target cell], 0);
                     CompSoma(&cellParamsPtr[target cell]);
                     CompAxon(&cellParamsPtr[target cell]);
12
```

```
/*Function that models the GJ mechanism. On every timestep, this function has to be called for each neuron*/
mod_prec lcNeighbors(mod_prec *neighVdend, mod_prec *neighConductances, mod_prec prevV_dend, int neighbors){

int i;
mod_prec f, V, Cond, I_c=0;
for(i=0;i<neighbors;i++){
V = prevV_dend - neighVdend[i];
f = 0.8 * exp(-1*pow(V, 2)/100) + 0.2; /*Exponential functions are costly*/
Cond = neighConductances[i];
I_c = I_c + (Cond * f * V);
}
return I_c;
}
```

#### Porting InfOli to Knights Corner Coprocessor


- Intel Many Integrated Core (MIC) Architecture
  - Highly parallel workloads
  - Built to provide general-purpose programming environment
- KNC:
  - 61 cores (4 threads per core)
  - One VPU per core: 512-bit SIMD instruction set (16 single-precision (SP) or 8 double-precision (DP) operations per cycle)
  - Fully coherent private L2 cache per core
  - Ring interconnect
  - Traditional parallel-programming paradigms



Intel Xeon Phi KNC architecture layout

#### InfOli Simulator - Parallelization

- Data Partitioning using OpenMP:
  - Each thread can handle a subnetwork
  - Network divided as evenly as possible
- Need for data exchange between threads (on every simulation step)
- Neurons are calculated independently:
  - Threads operate in parallel
  - Each thread vectorizes calculation ("Second level of parallelism")



```
1 /* Main loop: every iteration is a simulation timestep */
2 for(simStep=0;simStep<total simulation steps;simStep++) {</pre>
3 /*Loop to iterate throught the different neurons and compute every compartment*/
4 #pragma omp parallel for simd shared (cellParamsPtr, V dend, Hcurrent g, Calcium r, Potassium s, I CaH, Ca2Plus,\
       iApp, iAppIn, I c, V soma, g CaL, Sodium m, Sodium h, Calcium k, Calcium I, Potassium n, Potassium p,
      Potassium x s, V axon, Sodium m a, Sodium h a, Potassium x a, pOutFile) \
      private(target cell, tempbuf, q inf, tau q, dq dt, alpha r, beta r, r inf, tau r, dr dt, alpha s, beta s, s inf, tau s,
      ds dt, dCa dt, I sd, I CaH temp, I K Ca, I ld, I h, dVd dt, k inf, I inf, tau k, tau I, dk dt, dl dt, m inf, h inf,
      tau h, dh dt, n inf, p inf, tau n, tau p, dn dt, dp dt, alpha x s, beta x s, x inf s, tau x s, dx dt s, I ds, I CaL,
      I Na s, I ls, I Kdr s, I K s, I as, dVs dt, m inf a, h inf a, tau h a, dh dt a, alpha x a, beta x a, x inf a,
      tau x a, dx dt a, I Na a, I la, I sa, I K a, dVa dt) firstprivate(simulation array ID)
5
      for (target_cell=0;target_cell<cellCount;target_cell++) {
                    /* we simulate a hardcoded input pulse here that differs from step to step */
                    CompDend(&cellParamsPtr[target_cell], 0);
                    CompSoma(&cellParamsPtr[target cell]);
                    CompAxon(&cellParamsPtr[target cell]);
```

```
#pragma omp parallel for shared (cellParamsPtr, iApp, iAppln, V dend, I c, pOutFile) private(target cell, i, requested neighbour, f, V, \
       voltage,I c storage) firstprivate(simulation array ID)
       for (target_cell=0;target_cell<cellCount;target_cell++) {
        /* Gathering of the data concerning Vdend of neighbours, then computing and storing the incoming Ic from neighbours */
                       I c storage = 0:
                        assume aligned(cellParamsPtr.neighld[target cell], 64);
                        assume aligned(cellParamsPtr.neighConductances[target cell], 64);
                         assume aligned(V dend, 64);
                        #pragma ivdep
                        for (i=0; i<cellParamsPtr.total amount of neighbours[target cell]; i++){
                                requested neighbour = cellParamsPtr.neighld[target cell][i];
                               voltage = V dend[requested neighbour];
10
                               V = V dend[target cell] - voltage;
11
                               f = 0.8f * expf(-1*powf(V, 2)/100) + 0.2f;
```

I c storage += cellParamsPtr.neighConductances[target cell][i] \* f \* V;


I\_c[target\_cell] = I\_c storage;

12

13

#### **KNC Performance Results**

- Intel Xeon E5-2697v2 processor vs. Intel Xeon Phi 5110P accelerator
- 5 s of simulated neural activity
   (step = 50µs)
- Connectivity created by probability-based generator



OpenMP performance on Xeon and Xeon Phi [1]

## From Knights Corner to Knights Landing



Intel's 1<sup>st</sup> Generation Xeon Phi: Knights Corner Coprocessor Card


Model: 3120p




(intel)

Intel's 2<sup>nd</sup> Generation Xeon Phi: Knights Landing Processor

Model: 7210






KNL's architecture [4]


# From Knights Corner to Knights Landing: Experimental Evaluation


- Out-the-box measurements from the KNC on the KNL.
- Ease of transferring: only recompilation needed
- KNL vs KNC?
  - Better single-threaded performance (3x TFPs)
  - More VPUs, better vectorization support
  - High Bandwidth MCDRAM (set to cache mode)
  - Increased amount of cores, maximum amount of threads
- Experimental evaluation
  - Small (1000) to large (10k) neuron networks
  - Connectivity densities: from 0 up to 1 k GJs per neuron.
  - Exploration of simulation speed, energy used and thread efficiency.

#### Results - Execution time



#### Results - Energy Consumption







Low-density networks

High-density networks

#### Results - Efficiency





High-density network of 1k neurons

High-density network of 10k neurons

#### Results - Analysis

- Sparse networks are more serial in nature, so they operate well on KNL (superior single-threaded performance).
- Denser networks heavily favor vectorization-enabled implementations:
  - Vectorization on the KNC is significantly better after a certain point.
  - KNL performance is worse for some of the heaviest workloads.
- KNL's lower TDP leads to significant energy gains.
  - Gap lessens with higher workload.
  - o On heavier workloads, KNL's lower TDP offset by increased simulation times.
- KNL very efficient for 1 thread per core, however efficiency takes a significant hit past 100 threads.
- KNC retains acceptable efficiency for 200 threads.

#### Conclusions and Insights

- On average, 2.4x speedup, comparable to expected single thread performance upgrade of KNL over KNC (3x).
- Lower TDP leads to overall energy savings (~50%) on KNL. Up to 75% saving on low density networks!
- Thread efficiency suffers on the KNL possibly because of lack of fine-tuning of the application to the architectural details of the platform.
- Best practice suggests ~2 threads per KNL core.
- KNL displays greater predictability in performance.

#### References

- [1] Chatzikonstantis, G., Rodopoulos, D., Nomikou, S., Strydis, C., De Zeeuw, C. I., & Soudris, D. (2016, May). First impressions from detailed brain model simulations on a Xeon/Xeon-Phi node. In *Proceedings of the ACM International Conference on Computing Frontiers* (pp. 361-364). ACM.
- [2] Smaragdos, G., Isaza, S., van Eijk, M. F., Sourdis, I., & Strydis, C. (2014, February). FPGA-based biophysically-meaningful modeling of olivocerebellar neurons. In *Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays* (pp. 89-98). ACM.
- [3] Smaragdos, G., Chatzikonstantis, G., Nomikou, S., Rodopoulos, D., Sourdis, I., Soudris, D., ... & Strydis, C. (2016, April). Performance analysis of accelerated biophysically-meaningful neuron simulations. In *Performance Analysis of Systems and Software (ISPASS), 2016 IEEE International Symposium on* (pp. 1-11). IEEE.
- [4] Jeffers, J., Reinders, J., & Sodani, A. (2016). *Intel Xeon Phi Processor High Performance Programming: Knights Landing Edition*. Morgan Kaufmann.
- [5] Chatzikonstantis, G., Jiménez, D., Meneses, E., Strydis, C., Sidiropoulos, H., & Soudris, D. (2017, June). From Knights Corner to Landing: A Case Study Based on a Hodgkin-Huxley Neuron Simulator. In *International Conference on High Performance Computing* (pp. 363-375). Springer, Cham.