MCU VCC J4 PC0/OTG_HS_ULPI_STP/ADC123_IN10 PC1/ETH_MDC/ADC123_IN11 VDD VDD SD_MISO PC2/SPI2_MISO/OTG_HS_ULPI_DIR/TH_MII_TXD2/I2S2EXT_SD/ADC123_IN12 PC3/SPI2_MOSI/I2S2_SD/OTG_HS_ULPI_NXT/ETH_MII_TX_CLK/ADC123_IN13 VDD VDD PC4/ETH_RMII_RX_D0/ETH_MII_RX_D0/ADC12_IN14 PC5/ETH_RMII_RX_D1/ETH_MII_RX_D1/ADC12_IN15 VDD PC6/l2S2_MCK/TIM8_CH1/SDIO_D6/USART6_TX/DCMI_D0/TIM3_CH1 PC7/l2S3_MCK/TIM8_CH2/SDIO_D7/USART6_RX/DCMI_D1/TIM3_CH2 PC8/TIM8_CH3/SDIO_D0/TIM3_CH3/USART6_CK/DCMI_D2 I2C3_SDA PC9/I2S_CKIN/MCO2/TIM8_CH4/SDIO_D1/I2C3_SDA/DCMI_D3/TIM3_CH4 PC10/SPI3_SCK/I2S3_CK/UART4_TX/SDIO_D2/DCMI_D8/USART3_TX SPI3 SCL NRST BOOT0 PC11/UART4_RX/SPI3_MISO/SDIO_D3/DCMI_D4/USART3_RX/I2S3EXT_SD PC12/UART5_TX/SDIO_CK/DCMI_D9/SPI3_MOSI/I2S3_SD/USART3_CK SPI3 MOS PC13/RTC_AF1 PH1/OSC_OUT PH0/OSC_IN PC14/OSC32 IN PC15/OSC32_OUT PA0/USART2_CTS/UART4_TX/TIM2_CH1_ETR/WKUP/TIM5_CH1/TIM8_ETR PD0/FSMC_D2/CAN1_RX PA1/USART2_RTS/UART4_RX/TIM5_CH2/TIMM2_CH2/EVENTOUT PA2/USART2_TX/TIM5_CH3/TIM9_CH1/TIM2_CH3/ETH_MDIO PD1FSMC_D3/CAN1_TX PD2/TIM3_ETR/UART5_RXSDIO_CMD/DCMI_D11 PA3/USART2_RX/TIM5_CH4/TIM9_CH2/TIM2_CH4/OTG_HS_ULPL_D0 PA4/SPI1_NSS/SPI3_NSS/USART2_CK/DCMI_HSYNC/OTG_HS_SOF/I2S3_WS PA5/SPI1_SCK/OTG_HS_ULPI_CK/TIM2_CH1_ETR/TIM8_CHIN/ADC12_IN5 PD3/FSMC_CLK/USART2_CTS PD4/FSMC_NOE/USART2_RTS LED B PD5/FSMC_NWE/USART2_TX GND GND PCLK PA6/SPI1_MISO/TIM8_BKIN/TIM13_CH1/DCMI_PIXCLK/TIM3_CH1/TIM1_BKIN PA7/SPI1_MOSI/TIM8_CH1N/TIM14_CH1TIM3_CH2 PD6/FSMC_NWAIT/USART2_RX PD7/USART2_CK/FSMC_NE1/FSMC_NCE2 PA8/MCO1/USART1_CK/TIM1_CH1/I2C3_SCL/OTG_FS_SOF PA9/USART1_TX/TIM1_CH2/I2C3_SMBA/DCMI_D0/OTG_FS_VBUS PD8/FSMC_D13/USART3_TX PD9/FSMC_D14/USART3_RX S1 PA10/USART1_RX/TIM1_CH3/OTG_FS_ID/DCMI_D1 PA11/USART1_CTS/CAN1_RX/TIM1_CH4/OTG_FS_DM PD10/FSMC_D15/USART3_CK FS DM PD11/FSMC A16/USART3 CTS P\$2 P\$1 NRST FS DP PA12/USART1 RTS/CAN1 TX/TIM1 ETR/OTG FS DP PD12/FSMC_A17/TIM4_CH1/USART3_RTS SWITCH PA13/JTMS-SWDIO PD13/FSMC A18/TIM4 CH2 SWCLK GND PA15/JTDI/SPI3_NSS/I2S3_WS/TIM2_CH1_ETR/SPI1_NSS PD15/FSMC D1/TIM4 CH4 VCC PE0/TIM4 ETR/FSMC NBL0/DCMI D2 PB0/TIM3 CH3/TIM8 CH2N/OTG HS ULPI D1/ETH MII RXD2/TIM1 CH2N/ PE1/FSMC_NBL1/DCMI_D3 PE2/TRACECLK/FSMC_A23/ETH_MII_TXD3 PB1/TIM3_CH4/TIM8_CH3N/OTG_HS_ULPI_D2/ETH_MII_RXD3/OTG_HS_INTN/ VCC 10uF PB2/BOOT1 PE3/TRACED0/FSMC_A19 PE4/TRACED1/FSMC_A20/DCMI_D4 PE5/TRACED2/FSMC_A21/TIM9_CH1/DCMI_D6 PB4/NJTRST/SPI3_MISO/TIM3_CH1/SPI1_MISO/I2S3EXT_SD PB5/I2C1_SMBA/TIM3_CH2/SPI1_MOSI/SPI3_MOSI/DCMI_D10/I2S3_SD 0.1uF **PWDN** DCMI6 GND DCMI7 VSYNC 0.1uF PB8/TIM4_CH3/SDIO_D4/TIM10_CH1/DCMI_D6/OTG_FS_SCL/ETH_MII_TXD3 PB9/SPI2_NSS/I2S2_WS/TIM4_CH4/TIM11_CH1/SDIO_D5/DCMI_D7/I2C1_SDA PE8/FSMC_D5/TIM1_CH1N XCLK PE9/ESMC D6/TIM1 CH1 PB10/SPI2_SCK/I2S2_CK/I2C2_SCL/USART3_TX/OTG_HS_ULPI_D3/TIM2_CH3 0.1uF PB11/I2C2_SDA/USART3_RX/OTG_HS_ULPI_D4/ETH_RMII_TX_EN/TIM2_CH4 PB12/SPI2_NSS/I2S2_WS/I2C2_SMBA/USART3_CK/TIM1_BKIN/CAN2_RX PF11/FSMC D8/TIM1 CH2 PE12/FSMC_D9/TIM1_CH3N PB13/SPI2_SCK/I2S2_CK/USART3_CTS/TIM1_CH1N/CAN2_TX/OTG_HS_ULPI_D6 PB14/SPI2_MISO/TIM1_CH2N/TIM12_CH1/OTG_HS_DMUSART3_/53/RTS/TIM8_CH2N PE13/FSMC_D10/TIM1_CH3 PE14/FSMC_D11/TIM1_CH4 0.1u PB15/SPI2_MOSI/I2S2_SD/TIM1_CH3N/TIM8_CH3N/TIM12_CH2/OTG_HS_DP PE15FSMC_D12/TIM1_BKIN 0.1uF VCAP VSS VSS VSS VSSA STM32F407LQFP100 GND GND GND

Copyright (c) 2013 Ibrahim Abd Elkader <i.abdalkader@gmail.com>
This work is licensed under the Creative Commons Attribution-ShareAlike 3.0 License.
To view a copy of this license, visit http://creativecommons.org/licenses/by-sa/3.0/

