

FPGA-Based Experimental Investigation of a Quasi-Centralized Model Predictive Control for Back-to-Back Converters

Zhenbin Zhang, Fengxiang Wang, Tongjing Sun, José Rodríguez, *Fellow, IEEE*,
and Ralph Kennel, *Senior Member, IEEE*

Abstract—Voltage source back-to-back power converters are widely used in grid-tied applications. This paper presents a quasi-centralized direct model predictive control (QC-DMPC) scheme for back-to-back converter control without a dc-link outer-loop controller. Furthermore, the QC-DMPC is experimentally compared with a conventional proportional-integration (PI) dc-link controller-based DMPC (PI-DMPC) scheme. For the QC-DMPC scheme, the dc-link voltage is directly controlled by a grid-side predictive controller using a dynamic reference generation concept and load-side power estimation. For the PI-DMPC scheme, the dc-link voltage is controlled by an external PI controller. Both schemes are implemented on a field programmable gate array (FPGA)-based platform. Effectiveness of the proposed QC-DMPC is verified by both simulation and experimental data. Moreover, FPGA implementation issues (resource usage and timing information), dc-link control performance, and robustness to parameter variation of the two DMPC schemes are compared in detail. The results emphasize that the QC-DMPC may outperform the PI-DMPC scheme in normal operation but with a slightly higher usage of FPGA resources. However, PI-DMPC scheme is more robust when parameter variations are considered.

Index Terms—Back-to-back converter, dc-link control, field programmable gate array (FPGA), proportional-integration (PI) dc-link controller-based DMPC (PI-DMPC), quasi-centralized direct model predictive control (QC-DMPC).

I. INTRODUCTION

BACK-TO-BACK voltage source power converters with grid-tied active-front-end (AFE) rectifier offer many advantages [1], [2], such as: bidirectional power flow, adjustable dc-link voltage, and a sinusoidal grid-side current with adjustable active and reactive power. This topology is widely employed in advanced drive systems and grid-tied renewable energy interfaces [3], [4].

Recently, four groups of schemes have been reported to control a back-to-back converter [5], [6]: 1) cascaded current control with modulator, 2) direct control with switching table; 3) direct control with modulator, and 4) model predictive control (MPC). Within MPC schemes, direct model predictive control (DMPC) [also named as finite-control-set model predictive control (FCS-MPC)] has received much attention. It exploits the finite switching states of power converters and combines current (torque) or power control and modulation into one computational step. Apart from fast dynamics, multiple nonlinear constraints can easily be included into the controller design by an appropriate cost function. Research on DMPC has spread out across various fields, for instance, renewable energy systems, matrix and multilevel converters, and motor drives [7]–[11].

In practice, heavy computational effort is an obstacle for applying DMPC schemes. Therefore, field programmable gate arrays (FPGAs) are more widely used [12], [13]. Thanks to their parallel processing capability, FPGA-based real-time systems achieve a much shorter calculation time. Besides, FPGA techniques potentially offer a more stable and cheaper system-on-the-chip level solution. Current FPGA program design environments have become more convenient and efficient than ever before, which allows for the use of high-level programming languages (e.g., Labview-FPGA) or coder generation (e.g., Matlab/Simulink). Thus, it is reasonable to predict that FPGA techniques will be even more widely used in power electronics and drive systems in the future.

DC-link voltage control represents a key part of back-to-back power converter-based systems. In [14], a feedback linearization scheme is first proposed for controlling the dc-link voltage of a back-to-back system with an extremely small dc-link capacitor. In [15], a similar feedback linearization idea is used for controlling a grid-tied AFE. In [16], a nonlinear controller that uses a new complex state-space modeling method is proposed and verified against a grid-tied AFE. In [17], the dc-link control is fulfilled by using a proportional-integration (PI)

Manuscript received July 2, 2014; revised September 25, 2014 and December 1, 2014; accepted January 14, 2015. Date of publication January 28, 2015; date of current version September 21, 2015. This paper was supported in part by the Universidad Tecnica Federico Santa Maria and the Advanced Center for Electrical and Electronic Engineering, Basal Project FB0008, Conicyt, and in part by National Instruments and Infineon. Recommended for publication by Associate Editor T. Geyer. (*Corresponding author: F. Wang*).

Z. Zhang is with the Institute for Electrical Drive Systems and Power Electronics, Technische Universität München, Munich 80333, Germany, and also with the School of Control Science and Engineering, Shandong University, Jinan 250061, China (e-mail: james.cheung@tum.de).

F. Wang is with the Quanzhou Institute of Equipment Manufacturing, Haixi Institutes, Chinese Academy of Sciences, Quanzhou 362200, and also with the Institute for Electrical Drive Systems and Power Electronics, Technische Universität München, Munich 80333, Germany (e-mail: fengxiang.wang@fjirsm.ac.cn, fengxiang.wang@tum.de).

T. Sun is with the School of Control Science and Engineering, Shandong University, Jinan 250061, China (e-mail: tj_sun@sdu.edu.cn).

J. Rodríguez is with the Department of Electronics Engineering, University Federico Santa Maria, 2390123 Valparaíso, Chile (e-mail: jrp@usm.cl).

R. Kennel is with the Institute for Electrical Drive Systems and Power Electronics, Technische Universität München, Munich 80333, Germany (e-mail: ralph.kennel@tum.de).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2015.2397695




Fig. 2. Control structure of PI-DMPC and QC-DMPC. (a) PI dc-link based DMPC structure. (b) Dynamic reference generation-based DMPC structure.

obtained by

$$\frac{d\vec{S}_n}{dt} = \frac{1}{L_n} [(A^2 - \vec{v}_n^{\alpha\beta} \cdot \vec{e}_n^{\alpha\beta}) - (R_n - j\omega_n \cdot L_n) \vec{S}_n] \quad (5)$$

therefore, the active and reactive power dynamics are

$$\frac{dP_n}{dt} = \frac{1}{L_n} [A^2 - \Re(\vec{v}_n^{\alpha\beta} \vec{e}_n^{\alpha\beta})] - \frac{R_n}{L_n} P_n - \omega_n Q_n \quad (6)$$

$$\frac{dQ_n}{dt} = -\frac{1}{L_n} \Im(\vec{v}_n^{\alpha\beta} \vec{e}_n^{\alpha\beta}) - \frac{R_n}{L_n} Q_n - \omega_n P_n \quad (7)$$

where $\Re\{X\}$ and $\Im\{X\}$ are the real and imaginary parts of X , respectively.

Considering the current flow, the dc-link dynamic is

$$\frac{dV_{dc}}{dt} = \frac{1}{C} I_{dc} = \frac{1}{C} [I_n - I_l] \quad (8)$$

where $I_n = \vec{i}_n^{abc} \cdot \vec{G}_n^{abc}$ and $I_l = \vec{i}_l^{abc} \cdot \vec{G}_l^{abc}$ (see Fig. 1).

C. System Prediction Model

For applying DMPC, the prediction model containing the control variables in discrete format is required. Using a small enough sampling interval T_s (i.e., $T_s \ll 1[s]$), the first-order Euler approximation method of $\frac{dX}{dt} = \frac{X[k+1] - X[k]}{T_s}$ (with k being the sampling instant) can be reasonable [23], [24]. Therefore, the discrete system prediction model is

$$\vec{i}_l^{\alpha\beta}[k+1] = k_{1l} \cdot \vec{i}_l^{\alpha\beta}[k] + k_{2l} \cdot \vec{v}_l^{\alpha\beta}[k] \quad (9)$$

$$P_n[k+1] = k_{1n} \cdot P_n[k] + k_{2n} \cdot \{A^2 - \Re(\vec{v}_n^{\alpha\beta}[k] \cdot \vec{e}_n^{\alpha\beta}[k])\} - k_{3n} \cdot Q_n[k] \quad (10)$$

$$Q_n[k+1] = k_{1n} \cdot Q_n[k] - k_{2n} \cdot \Im(\vec{v}_n^{\alpha\beta}[k] \cdot \vec{e}_n^{\alpha\beta}[k]) + k_{3n} \cdot P_n[k] \quad (11)$$

$$V_{dc}[k+1] = V_{dc}[k] + k_{1dc} \cdot (I_n[k] - I_l[k]) \quad (12)$$

where $k_{1l} = (1 - \frac{R_l T_s}{L_l})$, $k_{2l} = \frac{T_s}{L_l}$, $k_{1n} = 1 - \frac{R_n T_s}{L_n}$, $k_{2n} = \frac{T_s}{L_n}$, $k_{3n} = \omega_n T_s$, and $k_{1dc} = \frac{T_s}{C}$.

III. CONTROL ALGORITHMS

A. DMPC in General

A general DMPC (FCS-MPC) scheme simply evaluates a given cost function

$$J_{DMPC}(\vec{s}_x) = \underbrace{\gamma_{TS_x} |\mathbf{TS}_x^* - \mathbf{TS}_x^p(\vec{s}_x)|}_{=: J_{TS_x}} + \underbrace{\gamma_{CS_x} |\mathbf{CS}_x^* - \mathbf{CS}_x^p(\vec{s}_x)|}_{=: J_{CS_x}} \quad (13)$$

for each switching state \vec{s}_x of a finite admissible set \mathcal{S} by using a prediction model. The subscript x stands for load l or grid/net n side and X^* represents the reference value of X . The cost function comprises two parts: J_{TS_x} and J_{CS_x} , with their weighting factors of γ_{TS_x} and γ_{CS_x} . J_{TS_x} represents subcosts for the *Target Set* \mathbf{TS}_x (such as: reference tracking of current, or power, with their references being \mathbf{TS}_x^*). J_{CS_x} represents subcosts for the *Constraint Set* \mathbf{CS}_x (such as: power or voltage/currents constraints, with their references being \mathbf{CS}_x^*). For a two-level converter, the switching vector \vec{s}_x is chosen from the set

$$\vec{s}_x \in \mathcal{S} := \{000, 001, \dots, 110, 111\} \quad (14)$$

of eight admissible switching vectors. The algorithm is given as pseudocode in Algorithm I. M_{TS_x} and M_{CS_x} are abbreviations for the *prediction model for the Target Set* \mathbf{TS}_x and the *prediction model for the Constraint Set* \mathbf{CS}_x , respectively. Meanwhile $f_{TS_x}^{\text{ref}}$ and $f_{CS_x}^{\text{ref}}$ stand for the reference generation or extrapolation mechanisms for Target Set \mathbf{TS}_x and Constraint Set \mathbf{CS}_x , respectively.

Algorithm I: DMPC (FCS-MPC) Algorithm with $\vec{s}_x \in \mathcal{S}$ (eight switching vectors)

Step I: State prediction and state reference generation or extrapolation:

$$\{\mathbf{TS}_x^p(\vec{s}_x) = M_{TS_x}(\vec{s}_x) \text{ and } \mathbf{CS}_x^p(\vec{s}_x) = M_{CS_x}(\vec{s}_x)\} \\ \text{and } \{\mathbf{TS}_x^* = f_{TS_x}^{\text{ref}}(\mathbf{TS}_x) \text{ and } \mathbf{CS}_x^* = f_{CS_x}^{\text{ref}}(\mathbf{CS}_x)\}$$

Step II: Cost evaluation and selection of optimal switching vector:

$$\{\vec{s}_x^* = \arg \min_{\vec{s}_x \in \mathcal{S}} J_{DMPC}(\vec{s}_x) \text{ with } J_{DMPC} \text{ as in (13)}\}$$

Step III: Application of optimal gate signal vector:

$$\vec{G}_x = \vec{G}_x^*(\vec{s}_x^*)$$

The main control objectives for a back-to-back converter shown in Fig. 1 are: 1) load-side current tracking, 2) dc-link voltage control, and 3) grid-side power control. The system must operate under certain current and power limits and constraints. In the following parts of this section, a conventional PI dc-link controller-based DMPC (PI-DMPC) scheme [see Fig. 2(a)] and a proposed quasi-centralized DMPC (QC-DMPC) scheme [see Fig. 2(b)] are introduced. For simplicity, the introduction of the two schemes follows the order of *Step II* to *Step I*, in *Algorithm I*.

B. PI DC-Link Controller-Based DMPC Scheme[17]

1) *Cost Function Design*: The cost functions that represent the control objectives of the load and grid side aforementioned are introduced as follows.

a) Load-Side Cost Function:

$$J_{LSC} = \underbrace{\gamma_{i_l^\alpha} |i_l^{\alpha*}[k+1] - i_l^{\alpha p}[k+1]| + \gamma_{i_l^\beta} |i_l^{\beta*}[k+1] - i_l^{\beta p}[k+1]|}_{=:J_{TS_{LSC}}} + \underbrace{\gamma_{CS}^{i_l} \begin{cases} 0, & \sqrt{(i_l^{\alpha p}[k+1])^2 + (i_l^{\beta p}[k+1])^2} \leq i_{l \max} \\ 1, & \sqrt{(i_l^{\alpha p}[k+1])^2 + (i_l^{\beta p}[k+1])^2} > i_{l \max} \end{cases}}_{=:J_{CS_{LSC}}} \quad (15)$$

b) Grid-Side Cost Function:

$$J_{NSC}^{PI} = \underbrace{\gamma_{P_n}^{PI} |P_n^*[k+1] - P_n^p[k+1]| + \gamma_{Q_n}^{PI} |Q_n^*[k+1] - Q_n^p[k+1]|}_{=:J_{CS_{NSC}}^{PI}} + \underbrace{\gamma_{CS}^{S_n} \begin{cases} 0, & \sqrt{(P_n^p[k+1])^2 + (Q_n^p[k+1])^2} \leq S_{n \max} \\ 1, & \sqrt{(P_n^p[k+1])^2 + (Q_n^p[k+1])^2} > S_{n \max} \end{cases}}_{=:J_{CS_{NSC}}^{PI}} \quad (16)$$

where $J_{TS_{LSC}}$ and $J_{TS_{NSC}}^{PI}$ represent the *Targeting Set* (here the current and power tracking) of load and grid side; $J_{CS_{LSC}}$, $J_{CS_{NSC}}^{PI}$ represent the *Constraint Set* (here the current and power limits) for load and grid side, respectively; $\gamma_{i_l^\alpha}$, $\gamma_{i_l^\beta}$, $\gamma_{CS}^{i_l}$, $\gamma_{P_n}^{PI}$, $\gamma_{Q_n}^{PI}$ and $\gamma_{CS}^{S_n}$ (all > 0), are the weighting factors; and $S_{n \max} > 0$ and $i_{l \max} > 0$ are power and current limits.

2) System State Prediction and Reference Generation/Extrapolation

a) *System states prediction*: For a PI-DMPC scheme (see, e.g., [17]), the system states that are necessary to predict are load-side currents $\tilde{i}_l^{\alpha\beta}[k+1]$, grid-side active power $P_n^p[k+1]$, and reactive power $Q_n^p[k+1]$, which are given by (9)–(11), respectively.

b) *Reference generation/extrapolation*: The purpose of reference generation is to obtain the future system reference values. The references required by (15) and ((16)) are: load-side currents $\tilde{i}_l^{\alpha\beta*}[k+1]$, grid-side active power $P_n^*[k+1]$, and reactive

power $Q_n^*[k+1]$. In practice, the load-side current and grid-side reactive power at the current sampling instant of $x[k]$, and past instants of $x[k-1]$ and $x[k-2]$ can be recorded, thus allowing the future reference values to be obtained with a second-order extrapolation scheme [10] of

$$x^*[k+1] = 3(x^*[k] - x^*[k-1]) + x^*[k-2] \quad (17)$$

where x can be $\tilde{i}_l^{\alpha\beta*}$ or Q_n^* . The active power reference is produced by an outer dc-link PI controller by [See Fig. 2(a)]

$$P_n^*(t) = V_{dc}(t) \cdot \mathcal{L}^{-1} \{T_{PI}(s) * (V_{dc}^*(s) - V_{dc}(s))\} + \hat{P}_l(t) \quad (18)$$

with $T_{PI}(s) = \frac{K_p \cdot s + K_i}{s}$, where \mathcal{L}^{-1} represents the inverse Laplace transformation, and $\hat{P}_l(t)$ is the estimated active power of the load side [see (23)]. Note that, with the presence of $\hat{P}_l(t)$ in (18), the power control forms a feed-forward structure, resulting in a much smaller dc-link voltage fluctuation during load change. The structure overview of PI-DMPC is given in Fig. 2(a).

C. Proposed QC-DMPC

1) *Cost-Function Design*: The load-side cost function for QC-DMPC scheme is, therefore, designed the same way as is given by (15), since the control objectives are same. However, the dc-link voltage for the proposed QC-DMPC is directly included into the grid-side predictive controller using a dynamic reference generation concept [18] and no outer PI control loop is required. The primary difference between this study and [18] is that work in [18] deals with an AFE with dc-link R load, and the load current is directly calculated through the measured dc-link voltage and the value of dc-link resistive load; this study deals with a back-to-back converter with *RL* load and the load-side current reflected at the dc-link part is obtained by using a load-side power estimation and a generated dc-link voltage reference [see (23) and (22)]. The cost function for the grid side is designed as

$$J_{NSC}^{QC} = \underbrace{\gamma_{P_n}^{QC} |P_n^*[k+1] - P_n^p[k+1]| + \gamma_{Q_n}^{QC} |Q_n^*[k+1] - Q_n^p[k+1]| + \gamma_{V_{dc}}^{QC} |V_{dc}^*[k+1] - V_{dc}^p[k+1]|}_{=:J_{TS_{NSC}}^{QC}} + \underbrace{\gamma_{CS}^{S_n} \begin{cases} 0, & \sqrt{(P_n^p[k+1])^2 + (Q_n^p[k+1])^2} \leq S_{n \max} \\ 1, & \sqrt{(P_n^p[k+1])^2 + (Q_n^p[k+1])^2} > S_{n \max} \end{cases}}_{=:J_{CS_{NSC}}^{QC}} \quad (19)$$

2) System State Prediction and Reference Generation/Extrapolation:

a) *System state (TS^p, CS^p) prediction*: For the QC-DMPC scheme, the system states to predict are load-side currents $\tilde{i}_l^{\alpha\beta p}[k+1]$, grid-side active power $P_n^p[k+1]$, reactive power $Q_n^p[k+1]$, and the dc-link voltage $V_{dc}^p[k+1]$, which are obtained by (9)–(12), respectively.




Fig. 3. FPGA implementation overview of PI-DMPC and QC-DMPC schemes. (a) FPGA implementation details of PI-DMPC. (b) FPGA implementation details of QC-DMPC.

TABLE I
FPGA DESIGN DETAIL

Timing	PI-DMPC	QC-DMPC	Resources	PI-DMPC	QC-DMPC
T_1	40 ticks	40 ticks	Slices	2755	2792
T_2	1 tick	1 tick	Reg.	1690	1710
T_3	7 ticks	9 ticks	LUTs	1838	1864
T_4	19 ticks	19 ticks	DSP48s	48	54
T_5	8 ticks	8 ticks			
T_s	50 μ s	50 μ s			
T_{mpc}	$\leq 2 \mu$ s	$\leq 2 \mu$ s			
T_{sleep}	$\geq 48 \mu$ s	$\geq 48 \mu$ s			

b) Reference generation/extrapolation: The same method for the load-side current and grid-side reactive power reference generation used in PI-DMPC scheme is again adopted for QC-DMPC [see (17)]. The dc-link voltage reference $V_{dc}^*[k+1]$ and grid-side active power reference $P_n^*[k+1]$ are obtained here using a dynamic reference generation concept and load-side power estimation. The details are explained below.

(i) DC-link voltage reference generation: To obtain the *one step reference value* $V_{dc}^*[k+1]$ of the dc-link voltage, a gradually approaching manner with a limited-step size is introduced by using $N_s (> 1)$ to limit the charging and discharging current of the dc-link capacitor

$$V_{dc}^*[k+1] := V_{dc}[k] + \frac{1}{N_s}(V_{dc}^* - V_{dc}[k]) \quad (20)$$

where N_s defines how many control intervals it needs to reach the *general reference value* of V_{dc}^* .

(ii) Grid-side active power reference generation: Assuming that $V_{dc}^*[k+1]$ is reached in the next sampling interval, the required capacitor charging (or discharging) current reference $I_{dc}^*[k+1]$ can be calculated by

$$I_{dc}^*[k+1] = \frac{C}{N_s T_s}(V_{dc}^*[k+1] - V_{dc}[k]). \quad (21)$$

By defining the estimated load-side current reflected at the dc-link part as $\hat{I}_l[k+1]$, the reference dc-link current on the grid

side $I_n^*[k+1]$ can be calculated as

$$I_n^*[k+1] = I_{dc}^*[k+1] + \hat{I}_l[k+1] \quad (22)$$

where in order to reduce the influences of the dc-link voltage measurement noises, $\hat{I}_l[k+1]$ in this study is calculated by $\hat{I}_l[k+1] = \frac{\hat{P}_l[k+1] + \hat{P}_l[k]}{V_{dc}^*[k+1] + V_{dc}[k]}$. The load-side power estimation $\hat{P}_l[k+1]$ is obtained by the proposed method of

$$\hat{P}_l[k+1] = \{(i_l^{\alpha*}[k+1])^2 + (i_l^{\beta*}[k+1])^2\} \cdot R_l. \quad (23)$$

The power reference $P_{n(dc)}^*[k+1]$ of the dc-link at grid side (see Fig. 1) can be calculated by (22) and (20) as

$$P_{n(dc)}^*[k+1] = I_n^*[k+1] \cdot V_{dc}^*[k+1]. \quad (24)$$

By defining the power reference for the resistor at the grid-side filter as $P_{n(R_n)}^*[k+1]$ (see Fig. 1), the power reference $P_n^*[k+1]$ (see Fig. 1) to the grid-side predictive controller is

$$P_n^*[k+1] = P_{n(R_n)}^*[k+1] + P_{n(dc)}^*[k+1] \quad (25)$$

where $P_{n(R_n)}^*[k+1] = \frac{2R_n}{3A^2} \{(P_n^*[k+1])^2 + (Q_n^*[k+1])^2\}$.

Solving (25), the following is obtained:

$$P_n^{\text{calc}*}[k+1] = \frac{3A^2}{4R_n} - \sqrt{\frac{9A^4}{16R_n^2} - \frac{3A^2}{2R_n} \cdot (P_{n(dc)}^*[k+1] + \frac{2R_n}{3A^2} \cdot (Q_n^*[k+1])^2)}. \quad (26)$$

Note here, for safety concerns, the grid-side power reference has to be limited. To be more specific, the power reference $P_n^*[k+1]$ assigned to the predictive power controller is defined by the following function:

$$P_n^*[k+1] = \begin{cases} P_n^{\text{calc}*}[k+1] & , |P_n^{\text{calc}*}[k+1]| \leq P_n^{\text{max}}[k+1] \\ P_n^{\text{max}}[k+1] & , P_n^{\text{calc}*}[k+1] > P_n^{\text{max}}[k+1] \\ -P_n^{\text{max}}[k+1] & , P_n^{\text{calc}*}[k+1] < -P_n^{\text{max}}[k+1]. \end{cases} \quad (27)$$




Fig. 4. Simulation results: performance comparison of PI-DMPC and QC-DMPC for a back-to-back converter. (a) Load-side current with PI-DMPC (base value, 20 A). (b) Load-side current with QC-DMPC (base value, 20 A). (c) DC-link voltage with PI-DMPC (base value, 700 V). (d) DC-link voltage with QC-DMPC (base value, 700 V). (e) Grid-side power with PI-DMPC (base value, 5000 VA). (f) Grid-side power with QC-DMPC (base value, 5000 VA). (g) Grid-side reactive power with PI-DMPC (base value, 5000 VA). (h) Grid-side reactive power with QC-DMPC (base value, 5000 VA). (i) Grid-side voltage and current with PI-DMPC (base value, 311 V/A). (j) Grid-side voltage and current with QC-DMPC (base value, 311 V/A).

TABLE II
SYSTEM CONFIGURATION

Parameters	Simulation	Experiment
Grid-side phase voltage e_{abc} [V] (peak)	250	70
Grid-side voltage frequency ω_n [rad/s]	100π	100π
Grid-side reactor resistor R_n [Ohm]	$1.56e-3$	$1.56e-3$
Grid-side reactor inductance L_n [H]	$16e-3$	$16e-3$
DC-link capacitor C [μ F]	1100	1100
Load-side inductance L_l [H]	$10e-3$	$10e-3$
Load-side Resistor R_l [Ω]	10	10
Sampling frequency f_s [kHz]	20	20

By defining the maximum grid-side power as S_n^{\max} (obtained from the system hardware limits), the maximum admissible

grid-side active power is calculated by

$$P_n^{\max}[k+1] = \sqrt{(S_n^{\max})^2 - (Q_n^*[k+1])^2}. \quad (28)$$

The overview structure of the proposed QC-DMPC is depicted in Fig. 2(b).

Some remarks on QC-DMPC and PI-DMPC schemes:

- 1) For the QC-DMPC scheme, theoretically no big over- or undershoot of the dc-link voltage will happen, which is due to: 1) the reference dc-link voltage is generated by using a gradually approaching manner [see (20)]. This leads to the *one-step-reference-value* $[V_{dc}^*[k+1]$ in (20)] cannot be bigger (when positive) or smaller (when negative) than the *general-reference-value* $[V_{dc}^*$ in (20)]. The *one-step-reference-value* is then tracked by the real value.
- 2) The power and current constraints are included inside




Fig. 5. Simulation results: Load-side power estimation during load current changes. (a) Load-side current (base value, 20 A). (b) Load-side power estimation (base value, 8000 VA).




Fig. 6. Simulation results: Robustness to system parameter (load resistor R_l) variation. (a) DC-link voltage control with PI-DMPC (base value, 650 V). (b) DC-link voltage control with QC-DMPC (base value, 650 V).




Fig. 7. Self-constructed Test-bench with (A) load-side inductance (L_l), (B) load-side resistor (R_l), (C) back-to-back two-level voltage source converter (constructed in the laboratory based on Infineon IGBT modules), (D) NI-cRIO FPGA-based controller, (E) Grid-side choke (inductance L_n and self-resistor R_n), and (F) grid-side Variac.

the cost function. So when the constraints are fully respected (by choosing a big enough weighting factor), no overlimit charging and discharging current occurs. Since big voltage over- or undershoot can be damaging to the dc-link capacitors, which are usually one of the most vulnerable parts of a real power converter. From this aspect, the QC-DMPC scheme is more suitable when considering the lifespan of the dc-link capacitors.

- 2) For the QC-DMPC scheme, at the dc-link part, only one parameter N_s is used; moreover, it can be chosen according to the specific charging or discharging current limit of the dc-link capacitor and the intended steps for reaching the dc-link voltage reference. This makes the tuning procedure considerably easier than PI-DMPC schemes.
- 3) The calculation of the dc-link and grid-side active power reference values involves all of the system parameters. The correct value of the load-side resistor is particularly

important for the generated active power reference. Intuitively, the QC-DMPC scheme is more vulnerable to system parameter deviations. In terms of the computational efforts required, the QC-DMPC scheme is more demanding than the PI-DMPC scheme.

- 4) the selections of weighting parameters is still an open question, but there are some rule-of-thumbs (see, e.g., [25]). An “equal weighing” tuning method as is used in this paper is highly recommended due to its simplicity and effectiveness. “Equal weighing” means the targeted quantities [TS in (13)] are regarded as equally important, and the weighting factors for targeted quantities can be chosen with equal normalized value by

$$\frac{\gamma_i}{i_n} = \frac{\gamma_p}{p_n} \quad (29)$$

where γ_i and γ_p are the weightings for current and power, respectively. But for the constraints [CS in (13)], the weighting factors can be chosen with values big enough (exact requirements depends on the data type of the digital controller employed), to ensure all the constraints are respected.

IV. FPGA IMPLEMENTATION

In this study, an FPGA-based platform (NI-cRIO reconfigurable system) is employed to implement both control schemes. The implementation procedures, resource usage, and also the timing information are introduced in this section.

The overview of the FPGA implementations for the two schemes are depicted in Fig. 3, where different colors represent different calculation times. FPGA design implementation procedure is introduced here following the respective duration time of $T_1, T_2, \dots, T_5, T_{\text{sleep}}$ in Fig. 3.




Fig. 8. Experimental results: performance of QC-DMPC for a back-to-back converter. (a) Load-side current: steady-state performance. (b) DC-link voltage control: transient-state performance. (c) Grid-side power: transient-state performance. (d) Grid-side voltage and current: transient-state performance.

During T_1 (40 ticks, i.e., $1\mu s$)¹: For both PI-DMPC and QC-DMPC, the analog-to-digital conversion (ADC) interface subroutine is executed and the feedback signals, which are V_{dc} , \bar{i}_l^{ab} , \bar{i}_n^{ab} , and \bar{e}_n^{ab} , are obtained.

During T_2 (one tick): Measured signals of \bar{i}_l^{ab} , \bar{i}_n^{ab} , and \bar{e}_n^{ab} are transformed into $\alpha\beta$ frame, using a so-called single-circle-timed-loop technique in parallel running subroutines. Meanwhile, the subroutine of load-side power estimation is executed in parallel, for both PI-DMPC and QC-DMPC (see Fig. 3).

During T_3 (seven ticks for PI-DMPC; nine ticks for QC-DMPC): 1) For PI-DMPC, the reference generation, load-side state prediction, dc-link PI controller, and grid-side state are implemented in parallel. Note that the heaviest parts in terms of computation are the load- and grid-state predictions which run in **seven ticks**. The PI controller itself only runs for **one tick** but a waiting routine (**six ticks**) is added for synchronizing purpose; 2) For QC-DMPC, the system-state prediction and reference




Fig. 9. Experimental results: effects of N_s for QC-DMPC. (a) Step changing of dc-link voltage: $N_s = 200$. (b) Step changing of dc-link voltage: $N_s = 160$. (c) Step changing of dc-link voltage: $N_s = 100$.

generation subroutines are implemented in parallel and the time duration is **9 ticks**.

During T_4 and T_5 (19 ticks): For both schemes, the cost calculation (T_4) and minimization (T_5) parts are implemented in parallel in the same way, since no cross-interaction exists. For both, the durations of these two steps (cost calculation and minimization) are $T_4 = 19$ ticks and $T_5 = 8$ ticks.

During T_{sleep} (1925 ticks for PI-DMPC; 1923 ticks for QC-DMPC): For both schemes, this part represents the period from sending out the gate signals to the beginning of a new control interval.

Note that the total execution time including ADC conversion is 77 ticks for QC-DMPC, and 75 ticks for PI-DMPC. The calculation time is negligible compared to the whole sampling interval $T_s = 2000$ ticks. Therefore, the computation compensation is not necessary for either. Table I summarizes the timing and resource consuming issues of the two schemes.

V. RESULTS AND ANALYSIS

A. Simulation Results

To verify the effectiveness of the proposed QC-DMPC scheme and also the dc-link voltage control comparison between the presented QC-DMPC and PI-DMPC schemes (for PI-DMPC, a conditional integration antiwindup PI strategy [26],

¹The FPGA top-level clock is 40 MHz, and one 1tick = $\frac{1}{40\text{ MHz}} = 25\text{ ns}$

[27] is used for a fair comparison), a simulative comparison in Matlab/Simulink environment is performed. The weighting parameters are obtained by using the equal-weighting method [see (29)] as: $\gamma_{i\beta} = 1, \gamma_{i\beta}^i = 1, \gamma_{CS}^i = 5000, \gamma_{P_n}^{PI} = 1, \gamma_{Q_n}^{PI} = 1, \gamma_{CS}^{S_n} = 5000; \gamma_{P_n}^{QC} = 1, \gamma_{Q_n}^{QC} = 1, \gamma_{V_{dc}}^{QC} = \frac{V_{dc}}{S_n^{max}}, \gamma_{CS}^{S_n} = 5000$. Note that, for a fair comparison, the parameters of the PI controller are tuned in a trial-and-error manner to reach a similar rising-time of T_r [$T_r \approx 0.22$ s, see Fig. 4(c) and (d)] as the QC-DMPC, and all the other conditions are set the same. The other parameters of the simulation are collected in Table II.

The simulation scenario is as follows: within the interval [0, 0.08]s, the load-side current reference has a frequency of 50 Hz and a magnitude of 10 A (peak). At $t = 0.03$ s, dc-link voltage reference steps up from 600 to 700 V (base value), whereas at $t = 0.08$ s, the current reference magnitude changes to 20 A. The reactive power changes from 0 to -3000 var at $t = 0.11$ s. The effectiveness of the proposed QC-DMPC scheme is illustrated in (b), (d), (f), (h), and (j) of Fig. 4. The two schemes demonstrate similar performance for the load-side current tracking [See Fig. 4(a) and (b)]. The power tracking performances during the steady state for both schemes are also identically good [see Fig. 4(e) and (f)]. However, the QC-DMPC scheme outperforms the PI-DMPC scheme in controlling the dc-link voltage, active power, and grid-side current during the transient state [see Fig. 4(c)–(j)]. For the PI controller, a typical second-order phenomenon is seen with noticeable over- and undershoot magnitudes [see the transient phases (around $t = 0.6$ s and $t = 0.8$ s) of Fig. 4(d) and (f)]. However, as expected, no over- or undershoot is observed for the QC-DMPC scheme. The load-side power estimation is an essential step for the proposed QC-DMPC scheme because the load-side power reflected at the dc-link part is required for calculating $I_n^*[k+1]$ [see (22)]. Simulation results in Fig. 5 confirm the effectiveness of the proposed load-side power estimation. The testing scenario is as follows: within the interval [0, 0.03]s, the load-side current reference has a frequency of 50 Hz and a magnitude of 10 A (peak). At $t = 0.3$ s, it changes from 50 to 150 Hz, then at $t = 0.06$ s the magnitude changes to 20 A (peak) [see Fig. 5(a)]. Clearly, the load-power estimation is working accurately during both magnitude and frequency changes [see Fig. 5(b)].

The robustness under parameter (load-side resistor) variations of the two schemes is also compared in the simulation. The results in Fig. 6 emphasize that PI-DMPC is less sensitive to parameter variation than QC-DMPC: for QC-DMPC, when changing the load-side resistor (to 150% and 50% of its measured value), noticeable dc-link voltage steady-state errors are seen [see Fig. 6(b)]; while for PI DMPC, neither transient nor steady-state performances are (evidently) affected by changing R_l [see Fig. 6(a)].

B. Experimental Results

Experimental verification of the proposed QC-DMPC scheme and its performance comparison with PI-DMPC are carried out on a self-constructed test bench (see Fig. 7). For the test bench, the only difference from the topology depicted in Fig. 1 is that a three-phase variac (F in Fig. 7) is added between the power

line and the grid-side filter so as to reduce the grid-side phase voltage for safety concerns. The parameters in experiments are collected in Table II. Note that for all test scenarios the reactive power reference Q^* is set to be 0 var to obtain a unit power factor operation.

1) *Experimental Verification of the Proposed QC-DMPC:* Fig. 8 illustrates the steady-state and dynamic performances of the proposed QC-DMPC control scheme. The load-side current tracking performance during both steady-state and transient phases are with fast dynamics and small tracking errors [see Fig. 8(a)]. The dc-link control performances are shown in Fig. 8(b). Noticeably, the dc-link voltage is almost not affected during the load change [see (b) for $t \in [0.05, 0.06]$ s]. Grid-side active and reactive power control performances are shown in Fig. 8(c). Especially, nice decoupling performance of using QC-DMPC is illustrated: At around $t = 0.052$ s, a step change happens to the active power due to the load-side current change, and the reactive power is almost not affected. The grid-side current and voltage in phase-a is illustrated by Fig. 8(d): A unit power factor and also a nice dynamic performance are achieved (See Fig. 8(d) at around $t = 0.052$ s, grid-side current immediately changes in accordance to the load change).

Fig. 9 illustrates the effects of N_s to the dc-link voltage control in QC-DMPC scheme: As N_s decreases, the dynamics, i.e., the rising time, for the dc-link change is getting shorter. This further confirms that the dynamics of the dc-link voltage is controllable by changing N_s .

2) *Experimental Comparison of QC-DMPC and PI-DMPC:* Note that a constant value of N_s is chosen ($N_s = 100$) for QC-DMPC scheme, and the PI controller parameters for PI-DMPC scheme are tuned in a trial-and-error manner to reach the same rising time [$T_r \approx 0.2$ s, see Fig. 10(a) and (b)] as the QC-DMPC scheme. Within the PI-DMPC scheme, a *conditional integration anti-windup* strategy as an industrial standard (see, e.g., [26], [27]) is used. A first-order low-pass filter is added to the dc-link voltage measurement for both controllers for a fair *grid current* performance comparison (Figs. 11 and 12). Furthermore, all the other operation conditions are set the same.

The performance comparison of the dc-link voltage control is shown in Fig. 10. The test scenario is as follows: at $t \approx 1.8$ s the dc-link voltage reference is changed from 150 to 250 V; the load current is kept at 4 A. No overshoot occurs, but a fast dynamic (with $T_r \approx 0.2$ s) is achieved when using QC-DMPC [see Fig. 10(b)]; while a considerable overshoot showing a typical second-order phenomenon is seen when using PI-DMPC [see Fig. 10(a)]. Notably, for the PI-DMPC scheme, the power ripples also increase in comparison to the QC-DMPC scheme (see Fig. 10(c) and (d) for time interval of [2, 4]s).

Fig. 11 illustrates the dc-link control performance comparison in the presence of load disturbances. The test scenario is as follows: for the time range of [0, 0.48] s, the load-side current reference is set at a magnitude of 2 A, and at around $t = 0.48$ s it changes to 4 A [see Fig. 11(a) and (b)]; while for all $t \in [0, 1]$ s, the dc-link voltage reference is set to be 150 V. The dc-link voltage is almost not affected for QC-DMPC when the load is changed [see Fig. 11(f)]; this is due to the dynamic power reference which is immediately generated accordingly




Fig. 10. Experimental results: dynamic performance comparison of PI-DMPC and QC-DMPC. (a) DC-link voltage with PI-DMPC. (b) DC-link voltage with QC-DMPC. (c) Grid-side power with PI-DMPC. (d) Grid-side power with QC-DMPC.




Fig. 11. Experimental results: dynamic performance comparison of PI-DMPC and QC-DMPC. (a) Load current with PI-DMPC. (b) Load current with QC-DMPC. (c) Grid-side power with PI-DMPC. (d) Grid-side power with QC-DMPC. (e) DC-link voltage with PI-DMPC. (f) DC-link voltage with QC-DMPC.

and tracked by the inner predictive control loop [see Fig. 11(d)]. However, a slight fluctuation occurs in the dc-link voltage and grid-side active power in the PI-DMPC scheme [see Fig. 11(e) and (c)] due to the slight mismatching of the load and grid-side power with using PI dc-link controller.

In Fig. 12(a) to (d), the grid-side current control comparison of PI-DMPC and QC-DMPC are given. The total harmonic distortions (THDs) of the grid-side current with QC-DMPC [3.59%, see Fig. 12(b) and (d)] outperforms PI-DMPC [4.02%, see Fig. 12(a) and (c)]. This is primarily due to the differences of the active power reference generation schemes involved. Therefore, in Fig. 12(e)–(h) the spectrum and THDs of the active

power references for PI-DMPC and QC-DMPC are illustrated. The active power reference ripples in the QC-DMPC scheme are evidently smaller. The active power reference THDs for QC-DMPC is 4.10% and 4.68% for PI-DMPC [see Fig 12(h) and (g)].

3) *Verification of the Robustness Under Parameters Variations:* Experimental results shown in Fig. 13 illustrate the robustness of the dc-link voltage control to load parameter (load resistor R_l) variation for the two schemes. As expected, the PI-DMPC scheme outperforms the QC-DMPC scheme when the value of load-side resistor used in the controllers is changed to 150% or 50% of its measured value: QC-DMPC shows




Fig. 12. Experimental results: THD comparison of PI-DMPC and QC-DMPC for grid-side current and active power reference. (a) Grid-side current with PI-DMPC. (b) Grid-side current with QC-DMPC. (c) Grid-side current spectrum and THDs with PI-DMPC. (d) Grid-side current spectrum and THDs with QC-DMPC. (e) Grid-side active power reference with PI-DMPC. (f) Grid-side active power reference with QC-DMPC. (g) Spectrum and THDs of the grid-side active power reference with PI-DMPC. (h) Spectrum and THDs of the grid-side active power reference with QC-DMPC.




Fig. 13. Experimental results: Robustness to system parameter (load resistor R_L) variation. (a) DC-link voltage control PI-DMPC with 50% R_L . (b) DC-link voltage control PI-DMPC with R_L . (c) DC-link voltage control PI-DMPC with 150% R_L . (d) DC-link voltage control QC-DMPC with 50% R_L . (e) DC-link voltage control QC-DMPC with R_L . (f) DC-link voltage control QC-DMPC with 150% R_L .

noticeable constant steady-state errors [see Fig. 13(d) and (f)], while the steady-state performance of PI-DMPC scheme is almost not affected [see Fig. 13(a) and (c)].

Discussion of the dc-link voltage steady-state tracking errors. For QC-DMPC scheme, generally speaking, two sources may lead to dc-link voltage tracking errors in steady state: 1) modeling errors, especially the system parameter variations (like the

load resistor parameter variation as is illustrated in this study); 2) actual efficiency of the power converter. While developing the dynamic reference an ideal efficiency (i.e., 100% power converter efficiency) is assumed. If in practice, the power converter efficiency is lower than 100%, evident dc-link voltage tracking errors can be observed. Intuitively, adding a term of integration (or in practice a low-pass filter) over the dc-link voltage tracking

errors to the generated reference can be a method to conquer this. Due to the length and the focus of this paper, the authors will study improved QC-DMPC schemes in the near future.

VI. CONCLUSION

This study has proposed a QC-DMPC scheme for voltage source back-to-back power converters. With the proposed control scheme, the dc-link voltage is directly controlled by the grid-side predictive controller using a dynamic reference generation concept, and the load-side power is estimated and fed forward to the predictive controller. With the proposed scheme, the dc-link voltage control shows good performance without any PI controller. Also, a comparison between the proposed QC-DMPC scheme and the conventional PI-DMPC scheme is investigated through *both* simulation *and* experimental results. The results confirm that the QC-DMPC outperforms the PI-DMPC scheme with accurate system parameters but with a slightly higher FPGA resource cost; however, the PI-DMPC scheme is more robust against parameter variation.

Future work will focus on eliminating the steady-state errors of the QC-DMPC scheme, and its application to back-to-back converter-based permanent-magnet synchronous generator wind turbine systems.

ACKNOWLEDGMENT

Z. Zhang would like to thank Dr. I. Martin Schulz (from Infineon); Mr. M. Backmeyer, Mr. Z. Wolfgang, Mr. J. Kniewasser (from NI, Germany), and Mr. D. Schuster (from EAL of TUM) for their help during the test-bench construction.

REFERENCES

- [1] M. Preindl and S. Bolognani, "Model predictive direct torque control with finite control set for PMSM drive systems, Part 1: Maximum torque per ampere operation," *IEEE Trans. Ind. Informat.*, vol. 9, no. 4, pp. 1912–1921, Nov. 2013.
- [2] Z. Zhang, H. Xu, M. Xue, Z. Chen, T. Sun, R. Kennel, and C. Hackl, "Predictive control with novel virtual flux estimation for 571 back-to-back power converters," *IEEE Trans. Ind. Electron.*, 2014, DOI: 10.1109/TIE.2014.2361802.
- [3] C. Xia, T. Liu, T. Shi, and Z. Song, "A simplified finite-control-set model-predictive control for power converters," *IEEE Trans. Ind. Informat.*, vol. 10, no. 2, pp. 991–1002, May 2014.
- [4] S. Alepuz, A. Calle, S. Busquets-Monge, J. Nicolas-Apruzzese, and J. Bordonau, "Predictive current control of a back-to-back NPC wind energy conversion system to meet low voltage ride-through requirements," in *Proc. 39th Annu. Conf. IEEE Ind. Electron. Soc.*, 2013, pp. 5306–5311.
- [5] Z. Zhang, C. Hackl, F. Wang, Z. Chen, and R. Kennel, "Encoderless model predictive control of back-to-back converter direct-drive permanent-magnet synchronous generator wind turbine systems," in *Proc. 15th Eur. Conf. Power Electron. Appl.*, 2013, pp. 1–10.
- [6] M. Malinowski, S. Stynski, W. Kolomyjski, and M. P. Kazmierkowski, "Control of three-level PWM converter applied to variable-speed-type turbines," *IEEE Trans. Ind. Electron.*, vol. 56, no. 1, pp. 69–77, Jan. 2009.
- [7] P. Cortes, M. P. Kazmierkowski, R. M. Kennel, D. E. Quevedo, and J. Rodriguez, "Predictive control in power electronics and drives," *IEEE Trans. Ind. Electron.*, vol. 55, no. 12, pp. 4312–4324, Dec. 2008.
- [8] T. Geyer and D. E. Quevedo, "Multistep finite control set model predictive control for power electronics—Part 1: Algorithm," *IEEE Trans. Power Electron.*, vol. 29, no. 12, pp. 6836–6846, Dec. 2014.
- [9] Z. Song, W. Chen, and C. Xia, "Predictive direct power control for three-phase grid-connected converters without sector information and voltage vector selection," *IEEE Trans. Power Electron.*, vol. 29, no. 10, pp. 5518–5531, Oct. 2014.
- [10] J. Rodriguez, M. P. Kazmierkowski, J. R. Espinoza, P. Zanchetta, H. Abu-Rub, H. A. Young, and C. A. Rojas, "State of the art of finite control set model predictive control in power electronics," *IEEE Trans. Ind. Informat.*, vol. 9, no. 2, pp. 1003–1016, May. 2013.
- [11] F. Wang, Z. Zhang, S. Davari, R. Fotouhi, D. Arab khaburi, J. Rodriguez, and R. Kennel, "An encoderless predictive torque control for an induction machine with a revised prediction model and EFOSMO," *IEEE Trans. Ind. Electron.*, vol. 61, no. 12, pp. 6635–6644, Dec. 2014.
- [12] E. Monmasson and M. N. Cirstea, "FPGA design methodology for industrial control systems: A review," *IEEE Trans. Ind. Electron.*, vol. 54, no. 4, pp. 1824–1842, Aug. 2007.
- [13] H. Saad, T. Ould-Bachir, J. Mahseredjian, C. Dufour, S. Denetiere, and S. Nguefeu, "Real-time simulation of MMCs using CPU and FPGA," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 259–267, Jan. 2015.
- [14] J. Jung, S. Lim, and K. Nam, "A feedback linearizing control scheme for a PWM converter-inverter having a very small dc-link capacitor," *IEEE Trans. Ind. Appl.*, vol. 35, no. 5, pp. 1124–1131, Sep. 1999.
- [15] T.-S. Lee, "Input-output linearization and zero-dynamics control of three-phase ac/dc voltage-source converters," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 11–22, Jan. 2003.
- [16] R. Burgos, E. Wiechmann, and J. Holtz, "Complex state-space modeling and nonlinear control of active front-end converters," *IEEE Trans. Ind. Electron.*, vol. 52, no. 2, pp. 363–377, Apr. 2005.
- [17] J. Rodriguez, J. Pontt, P. Correa, P. Lezana, and P. Cortes, "Predictive power control of an AC/DC/AC converter," in *Proc. 40th IAS Annu. Meet. Conf. Rec. Ind. Appl. Conf.*, 2005, vol. 2, pp. 934–939.
- [18] D. E. Quevedo, R. P. Aguilera, M. A. Perez, P. Cortes, and R. Lizana, "Model predictive control of an AFE rectifier with dynamic references," *IEEE Trans. Power Electron.*, vol. 27, no. 7, pp. 3128–3136, Jul. 2012.
- [19] S. Verne and M. Valla, "Predictive control of a back to back motor drive based on diode clamped multilevel converters," in *Proc. 36th Annu. Conf. IEEE Ind. Electron. Soc.*, Nov. 2010, pp. 2972–2977.
- [20] M. Vasiladiotis and A. Rufer, "Dynamic analysis and state feedback voltage control of single-phase active rectifiers with dc-link resonant filters," *IEEE Trans. Power Electron.*, vol. 29, no. 10, pp. 5620–5633, Oct. 2014.
- [21] J. Alcalá, V. Cardenas, A. Ramirez-Lopez, and J. Gudino-Lau, "Study of the bidirectional power flow in back-to-back converters by using linear and nonlinear control strategies," in *Proc. IEEE Energy Convers. Congr. Expo.*, Sep. 2011, pp. 806–813.
- [22] F. Z. Peng and J.-S. Lai, "Generalized instantaneous reactive power theory for three-phase power systems," *IEEE Trans. Instrum. Meas.*, vol. 45, no. 1, pp. 293–297, Feb. 1996.
- [23] P. Cortes, J. Rodriguez, P. Antoniewicz, and M. Kazmierkowski, "Direct power control of an AFE using predictive control," *IEEE Trans. Power Electron.*, vol. 23, no. 5, pp. 2516–2523, Sep. 2008.
- [24] M. A. Perez, E. Fuentes, and J. Rodriguez, "Predictive current control of ac-ac modular multilevel converters," in *Proc. IEEE Int. Conf. Ind. Technol.*, 2010, pp. 1289–1294.
- [25] P. Cortes, S. Kouro, B. La Rocca, R. Vargas, J. Rodriguez, J. Leon, S. Vazquez, and L. Franquelo, "Guidelines for weighting factors design in model predictive control of power converters and drives," in *Proc. IEEE Int. Conf. Ind. Technol.*, Feb. 2009, pp. 1–7.
- [26] D. Zhang, H. Li, and E. Collins, "Digital anti-windup PI controllers for variable-speed motor drives using FPGA and stochastic theory," *IEEE Trans. Power Electron.*, vol. 21, no. 5, pp. 1496–1501, Sep. 2006.
- [27] H.-B. Shin and J.-G. Park, "Anti-windup PID controller with integral state predictor for variable-speed motor drives," *IEEE Trans. Ind. Electron.*, vol. 59, no. 3, pp. 1509–1516, Mar. 2012.



Zhenbin Zhang was born in Shandong, China, in 1984. He received the B.S. degree in electrical engineering and automation from Harbin Engineering University, Harbin, China, in 2008. From 2008 to 2011, he studied combined master and Ph.D. degree in control theory and engineering in Shandong University, Jinan, China. Since 2011, he has been working toward the Ph.D. degree at the Institute for Electrical Drive Systems and Power Electronics, Technische Universität München, München, Germany.

His research interests include multilevel and back-to-back power converters, predictive and encoder-less control of electrical drives, renewable energy systems, and field programmable gate array-based digital control.



Fengxiang Wang was born in Jiujiang, China, in 1982. He received the B.S. degree in electronic engineering and the M.S. degree in automation from Nanchang Hangkong University, Nanchang, China, in 2005 and 2008, respectively.

He received the Ph.D. degree in 2014 from the Institute for Electrical Drive Systems and Power Electronics, Technische Universität München, Munich, Germany.

He is currently with Haixi Institutes, Chinese Academy of Sciences, Fuzhou, China. His research interests include predictive control and sensorless control for electrical drives.



Tongjing Sun was born in Shandong, China, in 1948. He received the B.S. degree in electrical engineering from Shandong University, Jinan, China, in 1980.

Since 1993, he has been a Professor in Shandong University. He was one of the first peers who introduced advanced-embedded digital system into industrial control in Shandong, China, and was selected as an outstanding Professor in 2000 for his contribution in fully digital embedded system design and applications. He was one of the winners of state council special government allowances in China. His

research interests include power electronics, advanced-embedded digital control systems, and renewable energy applications.



José Rodríguez (M'81–SM'94–F'10) received the Engineer degree in electrical engineering from the Universidad Federico Santa María (UTFSM), Valparaíso, Chile, in 1977, and the Dr.-Ing. degree in electrical engineering from the University of Erlangen, Erlangen, Germany, in 1985.

Since 1977, he has been with the Department of Electronics Engineering, UTFSM, where he is currently a full Professor and Rector. He has coauthored more than 300 journal and conference papers. His research interests include multilevel inverters, new converter topologies, control of power converters, and adjustable-speed drives.

Dr. Rodríguez has been an Associate Editor of the IEEE TRANSACTIONS ON POWER ELECTRONICS and the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS since 2002. He received the Best Paper Award from the IEEE Industrial Electronics Magazine in 2008, Best Paper Award from the IEEE TRANSACTIONS ON POWER ELECTRONICS in 2010 and the Best Paper Award from the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS in 2007 and 2011. He is a Member of the Chilean Academy of Engineering.



Ralph Kennel (M'90–SM'96) was born in 1955 at Kaiserslautern, Germany. He received the diploma degree in 1979 and the Dr.-Ing. (Ph.D.) degree in 1984 from the University of Kaiserslautern, Kaiserslautern, Germany.

From 1983 to 1999, he worked on several positions with Robert BOSCH GmbH, Stuttgart, Germany. Until 1997, he was responsible for the development of servo drives. From 1994 to 1999, he was appointed as a Visiting Professor at the University of Newcastle-upon-Tyne, England, U.K. From 1999 to 2008, he was a Professor for electrical machines and drives at Wuppertal University, Wuppertal, Germany. Since 2008, he has been a Professor for electrical drive systems and power electronics at Technische Universität München, München, Germany. His main interests today are: sensorless control of ac drives, predictive control of power electronics, and hardware-in-the-Loop systems.

Dr. Kennel is a Fellow of the IEE and a Chartered Engineer in the U.K. Within the IEEE, he is a Treasurer of the Germany Section as well as ECCE Global Partnership Chair of the Power Electronics Society.