Test result

1. Freuquency and LUTs cost

For 1024bit bus width, the timing slack is shown in Fig 1. LUTs cost is shown in Fig 2. For all the bus width, results is shown in Table 1.




Fig 1. timing slack





Fig 2. LUTs cost

Table 1 Results for all the bus width

Bus				Timing	
Width	Fmax	LUTs	FFs	Slack	Throughput
64	577. 03	1488	1873	0. 267	36. 9
128	558.66	2042	2591	0.21	75. 3
256	565. 93	2910	3921	0. 233	144. 6
512	558. 97	4265	6309	0. 211	285. 7
1024	563. 7	6790	10908	0. 226	577. 2
2048	550.36	11706	20035	0. 183	1126. 4

4096	510.99	21110	37684	0.043	2088. 9
------	--------	-------	-------	-------	---------

2. Board-level project





(a) System architecture.

(b) VC709 and TestCenter.

Fig 3 Board-level system architecture

```
Design Sources (8)

▼ (10 top.v) (5)

      > @ U_MAC_TOP: MAC_TOP (mac_top.v) (5)
      > @ U_BUS_CONVERT_TOP: BUS_CONVERT_TOP (bus_convert_top.v) (1)

√ № u_top_64: top_64 (top_64.v) (4)

            u_pad_1024 : pad_1024 (1024_pad.v)
            u_reverse_1024 : reverse_1024 (reverse_1024.v)
          • w_go_back_top: go_back_top (go_back_top.v) (2)
             • w_lut_pipe_top_new: lut_pipe_top_new (lut_pipe_top_new.v) (5)
                   u_layer_1: layer_1_new (layer_1_new.v)
                   u_layer_2 : layer_xor_new (layer_xor_new.v)
                   u_layer_3 : layer_xor_new (layer_xor_new.v)
                   u_layer_4: layer_xor_new (layer_xor_new.v)
                   w_c_xor_lut:c_xor_lut(c_xor_lut.v)

∨ w u_go_back_pipe: go_back_pipe (go_back_pipe.v) (7)
                 > @ go_back_stage_1: go_back_stage (go_back_stage.v) (32)
                 > @ go_back_stage_2:go_back_stage (go_back_stage.v) (32)
                 > @ go_back_stage_3: go_back_stage (go_back_stage.v) (32)
                 > @ go_back_stage_4 : go_back_stage (go_back_stage.v) (32)
                 > @ go_back_stage_5 : go_back_stage (go_back_stage.v) (32)
                 > @ go_back_stage_6 : go_back_stage (go_back_stage.v) (32)
                 > @ go_back_stage_7 : go_back_stage (go_back_stage.v) (32)
            u_reverse_crc : reverse_crc (reverse_crc.v)
```

Fig 4 project file structure

3. Board-level test result

Table 2 Board-level test result

Frame length	64	128	256	512	1024	1518	random
L2 frames rate (Gbps)	7.62	8.65	9. 28	9.62	9. 81	9.86	9. 75
Bus occupancy ratio	2.976%	1.689%	1.812%	1.879%	1.915%	1.943%	2.053%
Bandwidth consumed	15. 24	8.65	9. 28	9.62	9.81	9.95	10.51
Bus efficiency	50.00%	100.00%	100.00%	100.00%	100.00%	99.10%	92.77%
Frames (send)	124572593	93055550	30603445	29321297	8215975	6781626	32007145
Error frames (send)	24914448	18611110	6120689	5864243	1643193	1825363	6401425
Error frames checked	24914448	18611110	6120689	5864243	1643193	1825363	6401425
biror frames checked	21011110	10011110	0120005	0121000	1040130	1820000	01