					Nov		Dec			Jan			Feb			Mar			April			May			June				ly	
No	Month Task	Task	Description	1	2	3 4	1	2 3	4	1	2 3	4	1 2	3	4	1 2	2 3	4	1	2 3	3 4	1	2 3	3 4	1	2	3 4	1	2	3 4
1	build workflow, get familiar	Linux Dev Env and board	get Nexys-Vedio board and build development enviroment of the project on linux			+	$\dashv$		+														$\blacksquare$				$\blacksquare$	$oxed{H}$	$oxed{H}$	
	to the Env	Risc-V Vivado Project	build risc-v vivado project and finish basic simulation			*																					$\pm$	$oldsymbol{\perp}$	oxed	
		Risc-V core	build risc-v core and dowload it to the FPGA board																			H	+				$\pm$	Ł	oxdot	
		CAN controller core	build the CAN controller core form opencore	Н	+	+	Н	+	Н	$\vdash$					+			Н	Н	+	+	Н	+	+	Н		+	+	$\vdash$	+
2	testify the communication	bare-metal program and test	build the bare-metal program of risc-v, basic BSP program to drive gpio like switches and leds and				$\exists$			H								H					$\blacksquare$			-	+	F	H	
	between cores	CAN transceiver core	to make it possible to communicate on the board without a physical CAN transceiver, we need to															H				Н					7	F	H	=
		testify comm	verify the communication between two cores with CAN bus IP and its driver code			+	$\blacksquare$		$\vdash$		*							$\blacksquare$		-		H		-			+	F	$\boxminus$	
	build 4-core risc-v 32	build 4-core prj	build 4-core risc-v block design and adjust the structure of the project	$\exists$		+	$\dashv$	+	Ħ	H							F		$\exists$	1	F	Н	-	F	H		7	Ŧ	$\square$	$\mp$
3 pro	project and Wrap the can cantroller to a AXI mode to speed it up	wrap CAN controller	wrap the CAN controller to AXI mode in order to speed up the control process				$\dashv$		H	$\Box$								H	$\exists$			H			H		+	$\vdash$	$\exists$	$\blacksquare$
		Interim Report(Jan 26)	Finish the Interim report and determine the structure of the project	$\Box$		+	4		H	H		*			$\blacksquare$			H	$\Box$	+	F	$\blacksquare$	-	F	H		$\mp$	F	$\exists$	$\blacksquare$
4		build Ethernet node and interface build basic python	build the Ethernet node on the board to send command and monitor the risc-v cores build the python script on PC to operate the risc-v																								$\frac{1}{1}$	E	$\blacksquare$	
7	lip core	script build DNN core	core, make it possible to download software and get familiar and build the DNN core on the FPGA			$\perp$														$\perp$				$\perp$				$\pm$	$\exists$	$\pm$
		inject errors to the CAN bus	inject errors like Dos, Replay, Spoofting to the CAN net with the software on PC	H		+	$\dashv$		$\vdash$	Ħ						*				+	+	H		+	H	+	$\pm$	ŧ	$\exists$	$\pm$
5	error Injection and DNN detection data preparation	data gathering	gather the data of CAN bus for training the DNN model and for pre-processing	$\exists$		+	$\dashv$	+	$\vdash$	H					$\dashv$				$\dashv$	+	+	H	+	F	H		$\mp$	F	$\exists$	$\mp$
		DNN core utilization	utilize the DNN core to detect the attack on the CAN bus, build the basic framework		-	+	$\blacksquare$	+	$\vdash$								+			+	+	$\blacksquare$	+	+	$\blacksquare$	-	$\pm$	$\pm$	$\exists$	$\pm$
6	build benchmark of the DNN model	build benchmark of the DNN model	build benchmark of the DNN model			$oxed{\mathbb{F}}$																						$oxed{\mathbb{E}}$		
		Milestone Progress Report(April 24)	Milestone Progress Report	oxed		$\pm$	$\exists$	$\pm$	+	oxdot							$\pm$	$oxed{\mathbb{H}}$	$\exists$		*			£			$\pm$	$\pm$	oxdot	$\pm$
7	progress Presentation	Progress Presentation(May 17)	Progress Presentation						$\blacksquare$											-			,				$\blacksquare$	E		$\equiv$
8	IVVIITED DISSETTATION	Dissertation(1st version)	Written Dissertation(1st version)	$\Box$		F	$\dashv$		$\blacksquare$	$\Box$					$\Box$			$\blacksquare$	$\Box$	Ŧ	F	П					*	F	$\sqcap$	
9	Written Dissertation	Dissertation(final version)(July 12)	Written Dissertation(final version)	Н		+		$\downarrow$	$\vdash$	H								H	H	+	-	H		-			7	F	*	$\mp$