

# Hardware-In-The-Loop Emulator For In-Vehicle Controller Area Networks

**Changhong Li Supervisor: Shreejith Shanker** 

Date 23/05/2024

# **Background & Project goals**

### **Problem Recap**

#### Background



Hackers Remotely Kill a Jeep on the Highway (2015 USA)

Increased Network Complexity



Increased
Cyber Security
Risk

#### Project goals

In this project, we will build a hardware in the loop runtime for vehicular ECUs using a RISC-V / Microblaze softcore processor as the compute core for each ECU. We will integrate the ability to inject errors (like DoS, replay and spoofing) into the emulation framework with multiple ECUs spread across one or more FPGA development boards.

A hardware-in-the-loop emulator for vehicle bus attack simulation & prevention

Hacker exposed the security vulnerabilities in automobiles by hacking into cars remotely, controlling the cars' various controls from the radio volume to the brakes on Wednesday, July 1, 2015 in Ladue

# **Previous work & Novelty**

#### Previous work - HWIL





Hardware-in-the-loop simulation was first used in the 1960s in the aerospace field, it was used to test flight control systems, and now it is also widely used in the automotive field.[1]


The applications in the **automotive field**, HIL provides a virtual vehicle for **system-level verification**.

Virtual ECU technology is a hot topic

[1] S Raman, N Sivashankar, W Milam, W Stuart, and S Nabi. Design and implementation of hil simulators for powertrain control system software development. In Proceedings of the 1999 American Control Conference (Cat. No. 99CH36251), volume 1, pages 709–713. IEEE, 1999

# **Previous work & Novelty**

Previous work – attack detection



**Traditional Detection & Encryption** 

Neural networks have greatly improved attack detection performance,


But how to deal with flexible system (Topo change -> Feature change)

Agile attack simulation & model building toolchain to be developed

**IDS & DNN detection** 

Method	Precisi	on (%)	Recal	1 (%)	F1-Score (%)					
Method	Known	New	Known	New	Known	New				
OCSVM	35.43	10.83	71.15	35.12	47.30	16.55				
IF	43.58	15.62	73.42	31.56	54.69	20.90				
OTIDS	99.82	70.81	71.68	42.01	83.44	52.73				
RNN+Heuristics	98.69	70.25	99.49	50.53	99.09	58.78				
CANTransfer	94.93	87.97	95.57	88.97	95.25	88.47				
Gain	-4.89	17.16	-3.92	38.44	-3.84	26.69				

### **Project Structure**



### Milestone Review


#### Gantt Chart

					No	v		D	ec			Jan		l	Fe	b	1	N	1ar		14	Apr	il		М	ay		Ju	ne		Ju	uly	
No	Month Task	Task	Description	1	2	3 4	1 1	2	3	4	1	2	3 4	1	2	3 4	1	2	3	4	1	2 3	3 4	1 1	2	3	4 1	2	3	4 1	2	3	
1	build workflow, get familiar		get Nexys-Vedio board and build development enviroment of the project on linux				I	E				1	$\pm$	E		$\pm$	Ε	E	E			$\pm$	H	Ι	Ε	$\exists$	Ξ	E		Ξ	$\blacksquare$	Ε	Ŧ
-	to the Env	Risc-V Vivado Project	build risc-v vivado project and finish basic simulation									1	$\pm$	£	Н	+	1			Н		1	$\pm$	1			1			$\pm$		Ł	
		Risc-V core	build risc-v core and dowload it to the FPGA board			$\pm$						$\pm$	$\pm$	t	Н	+	$\pm$	$\pm$			$\pm$	$\pm$		#			+			$\pm$		±	
	build Risc-V core and		build the CAN controller core form opencore			+	1					$\pm$		t			$\pm$					$\pm$		1			#			$\pm$		±	
2	testify the communication between cores		build the bare-metal program of risc-v, basic BSP program to drive gpio like switches and leds and			+	+					$\pm$	$\pm$	t	Н	$\pm$	1			Н		$\pm$		1	$\pm$		1			$\pm$		±	
	between cores	CAN transceiver core	to make it possible to communicate on the board without a physical CAN transceiver, we need to	H		$\pm$	+						$\pm$	t	Н	$\pm$	$\pm$	Ė		Н	$\pm$	$\pm$	$\pm$	+	$\pm$		+	$\pm$		士	$\vdash$	±	
		testify comm	verify the communication between two cores with CAN bus IP and its driver code		Н	+	$\pm$	+				*	+	H	Н	+	$\pm$	+	$\vdash$	Н	+	$\pm$	+	$\pm$		$\pm$	$\pm$	+	$\forall$	$\pm$	$\vdash$	Ł	
	build 4-core risc-v and	build 4-core prj	build 4-core risc-v block design and adjust the structure of the project	Е	Н	$\pm$	Ŧ	F	Н	Н	$\exists$			F	Н	$\mp$	Ŧ	F	Е	Н	$\pm$	$\pm$	Ŧ	Ŧ	F	$\exists$	Ŧ	F	H	Ŧ	F	E	
3	mircoblaze project and Wrap the can cantroller to	wrap CAN controller	wrap the CAN controller to AXI mode in order to speed up the control process	F	Н	$\mp$	Ŧ	F		Н	$\exists$			F	Н	$\mp$	Ŧ	F	F	Н	$\mp$	$\mp$	Ŧ	Ŧ	-	$\exists$	Ŧ	F	H	Ŧ	F	F	
	a AXI mode to speed it up	Interim Report(Jan 26)	Finish the Interim report and determine the structure of the project	F	Н	+	+	+	$\vdash$	Н	+		*	H	Н	+	+	+	H	Н	+	+	+	+	+	+	+	+	Н	Ŧ	P	F	
		and interface	build the Ethernet node on the board to send command and monitor the risc-v cores	F	Н	$\mp$	Ŧ	F	Н	П	$\exists$	-	Ŧ			$\mp$	Ŧ	F	F	П	$\dashv$	$\mp$	+	Ŧ	F	$\exists$	Ŧ	F	H	Ŧ	F	F	
4	build Comm to PC and get fimiliar to the DNN ip core		build the python script on PC to operate the risc-v core, make it possible to download software and	F	Н	-	Ŧ	F		Н		$\pm$	$\pm$	F			Ŧ			Н		$\mp$		Ŧ		$\exists$	Ŧ			$\pm$	F	E	
		build DNN core	get familiar and build the DNN core on the FPGA	F	H	+	Ŧ	F	Н	Н	$\exists$	$\mp$	Ŧ	F	Н		F	F	F	Н		Ŧ	Ŧ	Ŧ		$\exists$	Ŧ	F	Н	Ŧ	F	F	
		inject errors to the CAN bus	inject errors like Dos, Replay, Spoofting to the CAN net with the software on PC	F	Н	$\mp$	Ŧ	F		Н		+	+	F	Н	+		×	F	П	$\exists$	Ŧ	Ŧ	Ŧ	-	$\exists$	Ŧ	F		Ŧ	F	F	•
5	error Injection and DNN detection data preparation	data gathering	gather the data of CAN bus for training the DNN model and for pre-processing	F	Н	+	Ŧ	F		Н	$\exists$	$\mp$	+	F	Н	+	$\pm$				$\overline{}$	$\pm$	+	Ŧ	+	$\exists$	Ŧ	+	Н	$\mp$	F	E	
	A STAN OF THE STAN	DNN core utilization	utilize the DNN core to detect the attack on the CAN bus, build the basic framework	Р	Н	+	Ŧ	$\vdash$		Н	$\exists$	$\mp$	+	F	Н	+	Ŧ	$\vdash$				$\mp$	+	Ŧ	+	$\exists$	Ŧ	+	Н	Ŧ	P	F	
6	build benchmark of the	build benchmark of the DNN model	build benchmark of the DNN model	F		$\pm$	I	E				$\exists$	I	E		$\perp$	I	E						I	E		I			Ŧ	F	E	
0	DNN model	Milestone Progress Report(April 24)	Milestone Progress Report	Е	Н	+	Ŧ	F		Н	$\exists$	$\mp$	Ŧ	F	Н	-	Ŧ	F	H	Н			*		H	$\exists$	Ŧ	F	Н	Ŧ	F	F	
7	FPGA progress	Progress Presentation(May 17)	Progress Presentation	F	Н	Ŧ	Ŧ	F		Н	-	Ŧ	Ŧ	F	Н	Ŧ	Ŧ	F	F	П	Ŧ	Ŧ	F			×	Ŧ	F	H	Ŧ	F	F	
8	Written Dissertation	Dissertation(1st version)	Written Dissertation(1st version)	F	Н	$\mp$	Ŧ	F	Н	Н		7	Ŧ	F	Н	$\mp$	Ŧ	F	F	П	$\mp$	Ŧ	Ŧ	Ŧ	F				,		F	F	
9	Written Dissertation	Dissertation(final version)(July 12)	Written Dissertation(final version)	F	П	T	Ŧ	F		П		1	Ŧ	F	П	1	Ŧ	F		П	1	T	1	Ŧ	F	$\Box$	Ŧ	F	П	-	*	F	


#### Main goals

- Virtual ECU cores & Control logic
- Virtual CAN bus network
- Attack Injections
- Attack detection model
- Hardware Accelerators
- Benchmarking

### **HWIL Emulator - Structure**



### Virtual ECUs




### **Simulating CAN bus topology**



**Hardware Implementation Platform** 




**Soft MCU Core: AMD Microblaze** 



**Effective Resource Utilization - Scalable** 


### Virtual CAN BUS network



#### **AXI CAN controller IP core**

```
void can_init(uint32_t can_addr);
void can_set_pin(uint32_t can_addr, uint8_t pin, uint8_t value);
void can_set_data(uint32_t can_addr, uint8_t value);
void can_set_data(uint32_t can_addr);
void write_register(uint32_t can_addr, uint8_t reg_addr, uint8_t reg_addr);
void can_txd(uint32_t can_addr, uint8_t reg_addr);
void can_txd(uint32_t can_addr);
void can_txd(uint32_t can_addr);
void can_txd(uint32_t can_addr);
void can_txd_frame(struct can_data_frame(addr1,addr2,addr3,can_addr);
void can_txd_frame(struct can_data_frame(addr1,addr2,addr3,can_addr);
void can_txd_frame(struct can_data_frame(addr1,addr2,addr3,can_addr);
void can_txd_frame(struct can_data_frame(addr1,addr2,addr3,can_addr);
```

#### Standard driver




**CAN transceiver IP core** 



IP core timing simulation

### Virtual ECU control logic

#### Virtual communication protocol





Build up 4 ECUs with different logic for the test.

All ECUs: Generate Life signal to indicate that they are alive. periodically send status messages to report their status.

**ECU1:** Control Engines, transmission unit and brake unit.

**ECU2:** Control Airbags and Steering Lights.

ECU3: Physical IO inputs, receive the signal from the sensors like


Collision detector, brake detector, Lights control switches


**ECU4:** Control Front light and back light of the car.

All the ECUs communicate with CAN bus.

Building a virtual communication protocol And build ECU collaborative applications

### **ECU Attack Test Platform**






Sequence

for training

### Model and performance

Successive CAN Message (ID + Payload)



Mature
Flexible & Deployable & High-performance
CAN bus Attack detection model [1]

Attack	Model	Precision	Recall	F1	FNF
	GIDS [30]	54.	99.9		
	DCNN [13]	100	99.89	99.95	0.13
DoS	MLIDS [36]	99.9	100	99.9	000
	G-IDCS [28]	99.81	98.86	99.33	0.00
	TAN-IDS [29]	100	100	100	-
	HyDL-IDS [33]	100	100	100	0
	NovelADS [32]	99.97	99.91	99.94	-
	TCAN-IDS [31]	100	99.97	99.98	-
	iForest [35]	200		(*)	-
	GRU [34]	99.93	99.91	99.92	-
	CQMLP-IDS	99.92	99.88	99.90	0.11
	GIDS [30]		98.7		-
	DCNN [13]	99.95	99.65	99.80	0.5
Fuzzing	MLIDS [36]	99.9	99.9	99.9	-
Di.	G-IDCS [28]	99.71	99	99.35	
	TAN-IDS [29]	99.99	99.99	99.99	-
	HyDL-IDS [33]	99.98	99.88	99.93	
	NovelADS [32]	99.99	100	100	0.00
	TCAN-IDS [31]	99.96	99.89	99.22	0.00
	iForest [35]	95.07	99.93	97.44	
	GRU [34]	99.32	99.13	99.22	-
	CQMLP-IDS	99.93	99.69	99.81	0.27
	GIDS [30]		99.6		-
	DCNN [13]	99.99	99.94	99.96	0.05
RPM-Spoof	MLIDS [36]	100	100	100	-
	G-IDCS [28]	99.85	98.69	99.27	
	TAN-IDS [29]	99.99	99.93	99.96	-
	HyDL-IDS [33]	100	100	100	0
	NovelADS [32]	99.9	99.9	99.9	
	TCAN-IDS [31]	99.9	99.9	99.9	
	iForest [35]	98.9	100	99.4	
	COMLP-IDS	99.96	100	99.98	0

<sup>[1]</sup> Shashwat Khandelwal and Shanker Shreejith. Exploring highly quantised neural networks for intrusion detection in automotive can. In 2023 33rd International Conference on Field-Programmable Logic and Applications (FPL), pages 235–241. IEEE, 2023


### Model integration and testing



#### FINN Flow for light-weight platforms



**Model data ILA capture** 



#### Microblaze calls FINN IP via AXI-Stream

**Compare SW model with HW model** 

JLR Testing Tech Week - Share Fair





Participate in Jaguar Land Rover testing technology sharing fair and demonstrated the project

### Milestone modification

- Original plan: Using Risc-V rocket soft core simulation ECU
- Plan after the change: Using Microblaze as ECU soft core
- Reason for change: Microblaze is more suitable for Xilinx ecosystem, which is convenient for debugging and driver coding. Microblaze is gradually beginning to support Risc-V instruction set.

- Original plan: Adopt the standard FINN integrated flow integrated attack detection core
- Plan after the change: Slightly behind schedule with custom build flows that can target both lightweight and traditional FPGAs
- Reason for change: Makes the project more versatile, but the custom workflow is slightly more complicated than the standard integration process


Functions such as automated attack injection, data export, and attack detection IP core hardware deployment were not originally planned, but were added for engineering integrity and usability.

# Plan for the rest of the project

### Next step

- Performance optimization
- Resource utilization optimization
- Ablation experiment
- Quantization effect
- Acceleration test

Model benchmarking and optimizing



Testing and comparison of other methods (like using STFT with DNN for attack detection)

Of course, there is also thesis writing, refer to the previous Gantt chart plan



# **Thank You**

**Changhong Li Supervisor: Shreejith Shanker** 

Date 23/05/2024

