					Nov		Dec			Jan			Feb			Mar			April			May				June			July		
No	Month Task	Task	Description	1	2	3 4	1	2 3	4	1	2 3	3 4	1	2 3	4	1	2 3	4	1	2	3 4	1	2	3 4	1	2	3 4	1	2	3 4	
1	build workflow, get familiar to the Env	Linux Dev Env and board	get Nexys-Vedio board and build development enviroment of the project on linux				\vdash	-		\vdash									\Box	\dashv	+			+	\vdash			\vdash		$\overline{+}$	
		Risc-V Vivado Project	build risc-v vivado project and finish basic simulation			*																						$oxed{\mathbb{E}}$			
	build Risc-V core and testify the communication between cores	Risc-V core	build risc-v core and dowload it to the FPGA board																Н									$oxed{\mathbb{E}}$		=	
2		CAN controller core	build the CAN controller core form opencore																Н	\perp		L			┢			上	Ш	\pm	
		bare-metal program and test	build the bare-metal program of risc-v, basic BSP program to drive gpio like switches and leds and																									\perp		\pm	
		CAN transceiver core	to make it possible to communicate on the board without a physical CAN transceiver, we need to				\vdash												\blacksquare						\vdash			\vdash		\pm	
		testify comm	verify the communication between two cores with CAN bus IP and its driver code						+		*								H			-			\vdash			\vdash		-	
	build 4-core risc-v and mircoblaze project and Wrap the can cantroller to a AXI mode to speed it up	build 4-core prj	build 4-core risc-v block design and adjust the structure of the project		H		H	1	+	H			H					H	П	1	\perp	F	Н	-	F	H		F	\Box	\mp	
3		wrap CAN controller	wrap the CAN controller to AXI mode in order to speed up the control process	Н			\dashv	+	\vdash	\dashv			\blacksquare				\perp	-	Н	+	+	╀	Н	+	F			F	H	+	
		Interim Report(Jan 26)	Finish the Interim report and determine the structure of the project						\blacksquare	\exists		*	\dashv						Н	-	-			+	\vdash			\vdash		-	
	build Comm to PC and get fimiliar to the DNN ip core	build Ethernet node and interface	build the Ethernet node on the board to send command and monitor the risc-v cores		П		Ħ			H								F	П			F	П	1	F	П		F	П	1	
4		build basic python script	build the python script on PC to operate the risc-v core, make it possible to download software and						\blacksquare	H									Н									F	H	=	
		build DNN core	get familiar and build the DNN core on the FPGA		\Box	+	\vdash			\vdash									H			\vdash			\vdash			\vdash		+	
5	error Injection and DNN detection data preparation	inject errors to the CAN bus	inject errors like Dos, Replay, Spoofting to the CAN net with the software on PC	П			\Box		\vdash								*		П			F			F			F			
		data gathering	gather the data of CAN bus for training the DNN model and for pre-processing				\exists						\blacksquare						\Box			\vdash			\vdash			\vdash	$oxed{oxed}$	\pm	
		DNN core utilization	utilize the DNN core to detect the attack on the CAN bus, build the basic framework				+	+	\perp	\dashv									\vdash	-		╁			╁			+		+	
6	build benchmark of the DNN model	build benchmark of the DNN model	build benchmark of the DNN model	F			\exists	-	H		Ŧ	F	H		H		Ŧ	F				F			F			F	H	\mp	
"		Milestone Progress Report(April 24)	Milestone Progress Report	F	H		\sqcap	Ŧ	H	\sqcap	\mp		\Box			-	Ŧ		П		*		П	T		H		F	H	\mp	
7	FPGA progress	Progress Presentation(May 17)	Progress Presentation	F				+	\blacksquare	H									П	1	-			¢	F			F	\Box	\mp	
8	Written Dissertation	Dissertation(1st version)	Written Dissertation(1st version)	F			H		\vdash	H									H	1		F	H				*	F	Ħ	1	
9	Written Dissertation	Dissertation(final version)(July 12)	Written Dissertation(final version)	F			\sqcap	+	\Box	Ħ	+						+	F	H	\dashv	Ŧ	F	H	Ŧ	F	H		F	*	\mp	