



Lab 3 Part 2: FIR Filter Hardware Implementation

1 Overview

1.1 Introduction

Last week we learned how to design FIR filters using the filterDesigner tool in Matlab. In this lab we will now implement an FIR filter on hardware using the PYNQ-Z2 boards.

Why do we want to implement the filter on hardware? Software implementations use a computer's memory, ALU (arithmetic logic unit) and controller and the resulting implementation is slow and not suitable for real-time processing. Hardware implementations using FPGA, however, can achieve faster processing speeds due to hardware parallelism and pipelining.

Recall that PYNQ is an open-source project from Xilinx which integrates software and hardware components for faster development using Zynq devices. PYNQ combines the Python language with FPGA-based Programmable Logic (PL) and an Arm-based Processing System (PS) for building electronic systems.

PYNQ uses Jupyter Notebooks as an interactive environment for writing code and running it on the target PYNQ board. The Notebook server runs on the ARM® processor of the board. In this lab, we will make use of Jupyter Notebooks for running our designed FIR filters on the PYNQ-Z2 boards.

1.2 Learning Outcomes

On completing this lab, you will be able to:

- Obtain the filter coefficients from a designed FIR filter.
- Edit an overlay's FIR filter IP provide the desired filtering functionality.
- Load an overlay onto the PYNQ-Z2 board and assess its performance.
- Compare the effects of different filters on the audio output.
- Understand the trade-offs of implementing audio processing on hardware vs software.

1.3 Definitions

- Overlay: Overlays are hardware system designs on PYNQ. It's a configurable and reusable class of Programmable Logic Design and can be downloaded into the Programmable



Logic at runtime to provide functionality required by the software application. The PYNQ overlay has a Python interface, meaning it can be used like a Python package.

2 Design the Filter

- I. **Design:** You have been provided with an audio file (audio.wav). Design a FIR filter for this audio file following the steps from last week's lab.
- II. **Export Coefficients:** When you have designed your filter, you will need to export the coefficients as a .COE file. To do this, first generate the a Matlab file from the filter design within the filterDesigner tool (File → Generate MATLAB Code → Filter Design Function). Then use the the *coewrite* function on the filter output:

```
Hd.arithmetic = 'fixed', % Requires Fixed Point Designer  
Coewrite(Hd)
```

3 Edit the PYNQ Overlay

You have been provided with an overlay for the PYNQ-Z2 as a zipped Vivado project. Extract the project to your Local Drive (C:).

3.1 Open the PYNQ Overlay

To open the project you will need to run some Tcl commands. Open the Vivado Application and go to the Tcl Console at the bottom of the GUI.

- I. Navigate to the directory where you saved the project (hint: *cd* command for changing directory and *pwd* to print current directory). Then *cd* to *PYNQ-image_v2.4/boards/Pynq-Z2/base/*
- II. Build the IP files by running source *build_base_ip.tcl*
- III. Open the project by running *base.tcl*

This will open the Vivado project and you will be able to see the overlay as shown in figure 1.




Figure 1: PYNQ FIR Filter Overlay

3.2 Edit the FIR Compiler IP

Next you will need to edit the FIR filter IP to provide the functionality of your filter design.

- I. Locate the FIR Compiler IP in the overlay and double click to customise it.
- II. Under the Filter Options tab, select COE file in the drop down menu for the coefficient source.
- III. Browse to select your COE file of the FIR filter you designed in Matlab.
- IV. Under the Channel Specification tab you will need to edit the Hardware Oversampling Specification section:
 - a. Decide the appropriate sampling frequency for the audio file.
 - b. Set the clock frequency to 100 MHz which is the clock frequency of the PYNQ-Z2 board.
- V. Under the Implementation tab:
 - a. Configure the Coefficient Options section to set the coefficient type as signed, integer coefficients with a 16 bit width.
 - b. Set the input data as signed 32 bit with 0 fractional bits.
 - c. Set the output as 32 bit and select the Non Symmetric Rounding Up rounding mode.
- VI. You can view an overview of your designed filter under the Summary tab. Select ok to finish customising the filter.

3.3 Export the .bit and .hwh Files

Next we need to export the .bit and .hwh files so we can load the overlay onto the PYNQ-Z2. The .bit file instantiates the overlay class, which loads PYNQ overlays to the Programmable Logic (PL). The .hwh file is parsed and the bitstream is downloaded to the PL.

- I. Export the hardware by clicking File → Export → Export Hardware and tick the box to include bitstream.
- II. Run design Synthesis and Implementation.
- III. Close the project the type source *build_bitstream.tcl* in the Vivado Tcl Console to build the project's bitstream. Note: Make sure you cd back to the correct directory first.
- IV. You will find the .bit and .hwh files in the PYNQ-image_v2.4/boards/Pynq-Z2/base/ directory.

4 Run the Filter on the PYNQ-Z2

You will need to insert a micro-SD card with the PYNQ-Z2 image into your board and connect to the local network in order to access Jupyter Notebooks and load the overlay to the board.

4.1 Setting up the PYNQ-Z2




Figure 2: Setting up the PYNQ board

- I. Set to board to boot from the micro-SD card by setting the Boot jumper to the SD position.
- II. To power the PYNQ-Z2 from the micro USB cable, set the Power jumper to the USB position.
- III. Insert the Micro SD card loaded with the PYNQ-Z2 image into the Micro SD card slot underneath the board.



- IV. Connect the USB cable to your PC, and to the PROG - UART MicroUSB port on the board
- V. You have been provided with a Ethernet-USB dongle and ethernet cable to connect your PYNQ board to the same local network as your PC. Plug the ethernet cable into the PYNQ-Z2 board and use the dongle to connect your board to a USB port on your PC.
- VI. Turn on the PYNQ-Z2.
- VII. The PYNQ board is configured to assign a default static IP address of 192.168.2.99 and the hostname *pynq*. Open your web browser and browse to <http://192.168.2.99> to connect to Jupyter Notebooks.
- VIII. You will be prompted to login. Enter xilinx as the username and password and you should see the following screen:




Figure 3: Jupyter Notebooks

4.2 Load the Overlay onto the Board

- I. Create a folder for your project then drag and drop your .bit and .hwh files, as well as the provided fir_test.ipynb Jupyter Notebook into the folder.
- II. Open the fir_test.ipynb notebook.
- III. Edit the path to the overlay to match the location of your .bit and .hwh files.
- IV. Follow the steps in the notebook to play the output of your filter and plot the filter output. To run the code in a cell press ctrl + enter.
- V. After you have implemented your FIR filter in hardware, implement it in software using the notebook. To do this, you will need to copy your filter coefficients into the notebook.
- VI. Note the difference in execution time and compare the filter outputs on a graph.



5 Submission

Please submit a **brief** lab report containing:

- A brief description of the designed FIR filter and its desired effect.
- A brief description of the role of each IP in the overlay.
- Graphs of the audio before and after applying the FIR filter.
- A graph comparing the hardware filter output to the software filter output.
- Compare the trade-offs between implementing the filter in hardware verses software.

Please submit the following in a zipped folder using your name and lab3_p2 as the file name (e.g. AWalsh_lab3_p2):

- Your Jupyter Notebook saved with the name format AWalsh_lab3_p2.ipynb
- A pdf of your lab report
- Your .bit and .hwh files