Department of Physics, Computer Science & Engineering

CPSC 410 - Operating Systems I

Virtualizing Memory: Smaller Page Tables

Keith Perkins

Adapted from "CS 537 Introduction to Operating Systems" Arpaci-Dusseau

Questions answered in this lecture:

- Review: What are problems with paging?
- Review: How large can page tables be?
- How can large page tables be avoided with different techniques?
 - segmentation + paging, multilevel page tables
- What happens on a TLB miss?

Disadvantages of Paging


- 1. Additional memory reference to look up in page table
 - Very inefficient
 - Page table must be stored in memory
 - MMU stores only base address of page table (processor tells it which page table to use)
 - Avoid extra memory reference for lookup with TLBs (previous lecture)
- 2. Storage for page tables may be substantial
 - Simple page table: Requires PTE for all pages in address space
 Entry needed even if page not allocated
 - Problematic with dynamic stack and heap within address space (today)

QUIZ: How big are page Tables?

- 1 PTE's are 2 bytes, and 32 possible virtual page numbers 32 * 2 bytes = 64 bytes
- 2. PTE's are 2 bytes, virtual addrs are 24 bits, pages are 2 bytes **226*(24 lg 16) = 2*2^20 bytes = 2 MB
- 4 bytes's are (32bylge4K) i #t4*2 a20 bytes 324 MBs, and pages are 4 KB
- bytes * $2^{(64 \lg 4K)} = 2^{3*2^{(64-12)}} = 2^{55}$ bytes
- 4. PTE's are **8 bytes**, virtual addrs are **64 bits**, and pages are **4 KB**

How big is each page table?

Why ARE Page Tables so Large?



But you are using very few of the entries

Many invalid PT entries

Format of linear page tables:

how to avoid

storing these?

PFN	valid	protection
10		5 1 1 1 1 1 1 1 1 1 1
10	T	r-x
- 23	0	_
23	1	rw-
-	1 0 1 0	-
_	0	_
_	0	_
_	0	-
many	more i	invalid
_	0	-
_	0	<u>-</u>
_	0	-
_	0	-
28	1	rw-
28 4	1	rw-

BTW where is the code?

Invalid pages are not used but still are in page table

Avoid simple linear Page Tables

Use more complex page tables, instead of just big array

Any data structure is possible with softwaremanaged TLB

- Hardware looks for vpn in TLB on every memory access
- If TLB does not contain vpn, TLB miss
 - Trap into OS and let OS find vpn->ppn translation
 - OS notifies TLB of vpn->ppn for future accesses

Approaches

- Segmented Pagetables
- 2. Multi-level Pagetables
 - Page the page tables
 - Page the page tables of page tables...

valid PTEs are Contiguous

PFN	valid	prot
10	1	r-x
	0	
23	1	rw-
-	0	-
_	0	-
	0	
	0	_
mai	ny more	e invalid
_	0	_
	0	-
	0	

rw-

rw-

28

Note "hole" in addr space: valids vs. invalids are clustered

How did OS avoid allocating holes in phys memory?

Segmentation

how to avoid storing these?

Combine Paging and Segmentation

Divide address space into segments (code, heap, stack)

Segments can be variable length

Divide each segment into fixed-sized pages Logical address divided into three portions

seg # (4 bits)

page number (8 bits)

page offset (12 bits)

Implementation

- Each segment has a page table
- Each segment tracks base (physical address) and bounds of oage-table for that segment

Quiz: Paging and Segmentation

seg # (4 bits)

page number (8 bits) page offset (12 bits)

se	g	base	bounds	R W
0		0x002000	0xff	1 0
1		0x00000	0x00	0 0
2		0x001000	0x0f	1 1

0x002070 read:

0x202016 read:

0x104c84 read:

0x210014 write:

0x203568 read:

0x01f
0x011
0x003
0x02a
0x013
0x00c
0x007
0x004
0x00b
0x006

0x001000

0x002000

Quiz: Paging and Segmentation

seg # (4 bits)

page number (8 bits) page offset (12 bits)

seg	base	bounds	R W
0	0x002000	0xff	1 0
1	0x000000	0x00	0 0
2	0x001000	0x0f	1 1

0x002070 read: Go to seg 0 get base

 $0x202016 \text{ read: } \frac{0x002000}{02 < = 0xff}$

0x104c84 read: Yes go to entry here

0x210014 write And build address

0x004070

0x203568 read:

0x01f	
0x011	
0x003	
0x02a	
0x013	
0x00c	
0x007	
0×004	
0x00b	
0x006	

0x001000

0x002000

Quiz: Paging and Segmentation

seg # (4 bits)

page number (8 bits) page offset (12 bits)

seg	base	bounds	R W
0	0x002000	0xff	1 0
1	0x000000	0x00	0 0
2	0x001000	0x0f	1 1

0x002070 read: 0x004070

0x202016 read: 0x003016

0x104c84 read: err bound=0

0x210014 write: err 0x10 > 0x0f

(exceeded

bounds)

0x203568 read: 0x02a568

• • •
0x01f
0x011
0x003
0x02a
0x013
0x00c
0x007
0×004
$0 \times 0.0 h$

0x006

0x001000

0x002000

Advantages of Paging and Segmentation

Advantages of Segments

- Supports sparse address spaces
 - Decreases size of page tables
 - If segment not used, not needed for page table

Advantages of Pages

- No external fragmentation
- Segments can grow without any reshuffling
- Can run process when some pages are swapped to disk (next lecture)

Advantages of Both

- Increases flexibility of sharing
 - Share either single page or entire segment
 - How?

Disadvantages of Paging and Segmentation

Potentially large page tables (for each segment)

- Must allocate each page table contiguously
- More problematic with more address bits
- Page table size?
 - Assume 2 bits for segment, 18 bits for page number, 12 bits for offset

Worst case (bounds register = 2^18) Each page table is:

- = Number of entries * size of each entry
- = Number of pages * 4 bytes
- $= 2^18 * 4$ bytes $= 2^20$ bytes = 1 MB!!!


Other Approaches

- 1. Segmented Pagetables
- 2. Multi-level Pagetables
 - Page the page tables
 - Page the pages of page tables...

Multilevel Page Tables

Goal: Allow page tables to be allocated non-contiguously Idea: Page the page tables

- Creates multiple levels of page tables; outer level "page directory"
- Only allocate page tables for pages in use
- Used in x86 architectures (hardware can walk known structure)



8-bit address: outer page (2 bits) page offset (4 bits) base of page directory 2 bits used to index 2 bits used to index into these tables into this table valid Physical memory valid 0x00 1 physical address of 0x10 00 00 0x10 inner page table 0 P0 0x20 **P3** 0xF0 01 01 0x30 0 P2 0x30 10 10 physical address of 11 0 11 inner page table 3 valid Page table has 12 rows <u>not</u> 16 00 Virtual address Physical address 01 x01 in P0 offset 1 => 0100 0011 =>invalid 10 0 => 1111 0101 => 0x25 0x20 0xF0 11 P1

Quiz: Multilevel

page directory		page of PT	(@PPN:	x3) page of F	PT (@PP	N:0x92)
PPN	<u>valid</u>	PPN	valid	PPN	valid	
0x3	1	0x10	1	_	0	
-	0	0x23	1	<u>-</u>	0	
_	0	-	0	-	0	
	0	-	0	_	0	translate 0x01ABC
_	0	0x80	1	_	0	0x23ABC
-	0	0x59	1	_	0	
_	0	-	0	<u>-</u>	0	translate 0x00000
-	0	_	0	_	0	0x10000
_	0	-	0	-	0	OVICOO
	0	-	0	-	0	
	0	-	0	-	0	translate 0xFEED0
	0	-	0	-	0	0x55ED0
_	0	-	0	-	0	UXJJLDU
	0	-	0	0x55	1	
0x92	1	-	0	0x45	1	

20-bit address:

outer page (4 bits)

inner page (4 bits)

page offset (12 bits)

QUIZ: Address format for multilevel Paging

30-bit address:

outer page

page offset (12 bits)

How should logical address be structured?

• How many bits for each paging level?

Goal?

- Each page table fits within a page
- PTE size * number PTE = page size
 - Assume PTE size = 4 bytes
 - Page size = 2^12 bytes = 4KB
- ←Want entire page table to fit in 4k
- $2^2 \text{ bytes * number PTE} = 2^12 \text{ bytes}$ \square number PTE = 2^{10}
- # bits for selecting inner page = 10

Remaining bits for outer page:

Summary: Better PAGE TABLES

Problem:

Simple linear page tables require too much contiguous memory If Hardware handles TLB miss, page tables must follow specific format

- Multi-level page tables used in x86 architecture
- Each page table fits within a page

Next Topic:

What if desired address spaces do not fit in physical memory?