MIDSEM PROJECT

GROUP-5

GROUP MEMBERS:

Prisha Srinidi (21CS01057) Kankanala Siva Sai Amrutha (21CS02005) Bharati Pradhan (21CS01009) Meruva Yashna (21CS01039) Meesala Aakanksha (21CS01056)

TYPES OF WARP STATES

- 1. Waiting- Warps that are waiting for an instruction so that further dependent instructions can be issued to the pipeline in this category.
- 2. Others- Warps that are waiting for a synchronisation instruction, and warps that do not have any instruction present in their instruction buffer are included in this category.
- 3. Excess ALU- Warps that are ready for the execution of arithmetic operations, but cannot do so due to unavailability of resources (pipelines).
- 4. Excess MEM- Warps that are ready for the execution of memory related operations, but are unable to do so due to unavailability of resources. These warps are restricted if the pipeline is stalled due to back pressure from memory or if the maximum number of instructions that can be issued to the pipeline has already been issued.
- 5. Issued- Warps that have already issued an instruction to the pipeline come under this category. These warps contribute toward the IPC count of the streaming multiprocessor.

PROCEDURE

 Include a header file "warp_counter.h" that contains the enumeration of the different types of warps in the src folder in the gpgpu-sim_distribution folder.

2. Modify the gpgpusim_entrypoint.cc file to include the following lines of code in the terminal_callback() function, so that we are able to print the final statistics of the warps in different states.

```
static void termination callback() {
  printf("GPGPU-Sim: *** exit detected ***\n");
 unsigned long long warp state counters sum = (warp state counters[WAITING]
                                               + warp state counters[ISSUED]
                                               + warp_state_counters[XALU]
                                               + warp_state_counters[XMEM]
                                               + warp state counters[OTHER]);
  unsigned long long warp_state_counters_verify = (warp_state_counters[TOTAL]);
 printf("\n------WARP STATE COUNTER STATISTICS:"
 printf("
                                 WAITING : %10llu\n", warp_state_counters[WAITING]);
                                  ISSUED : %10llu\n", warp_state_counters[ISSUED]);
XALU : %10llu\n", warp_state_counters[XALU]);
 printf("
 printf("
                                    XMEM : %10llu\n", warp state counters[XMEM]);
 printf("
                                  OTHERS: %10llu\n", warp_state_counters[OTHER]);
                SUM OF ALL COUNTERS : %10llu\n", warp_state_counters_sum);
 printf(" PRODUCT OF CYCLES AND WARPS : %10llu\n", warp_state_counters_verify);
 printf("\n-----END OF EXECUTION-----
  fflush(stdout);
```

3. Add the warp_counters.h file to the shader.cc file as a header file

```
#include "shader.h"
     #include <string.h>
     #include "../../libcuda/gpgpu context.h"
     #include "../cuda-sim/cuda-sim.h"
     #include "../cuda-sim/ptx-stats.h"
     #include "../cuda-sim/ptx_sim.h"
#include "../statwrapper.h"
38
     #include "addrdec.h'
     #include "dram.h"
     #include "gpu-misc.h"
     #include "gpu-sim.h"
     #include "icnt wrapper.h"
     #include "mem fetch.h"
#include "mem latency stat.h"
#include "shader trace.h"
     #include "stat-tool.h"
     #include "traffic breakdown.h"
     #include "visualizer.h"
```

- 4. Modify the void scheduler_unit::cycle() function in the shader.cc file to include counters for different states of warps.
- 5. A warp can be categorised into the "Others" category, it must have its instruction buffer to be empty, or it must wait for some synchronisation instruction to get executed. So, increment the waiting_warp counter in both the if cases.

6. A warp can be categorised in the X_MEM state if it is ready to execute memory related instructions, but is not able to due to unavailability of resources. Thus, add another else condition to the if condition, and then increment the X_MEM counter.

7. For a warp to be categorised in the X_ALU state, it is ready to execute arithmetic operations, but is unable to do so due to unavailability of resources(pipeline). So, to all the available(pipeline that executes arithmetic instructions) conditions, add another corresponding else part and increment the X_ALU counter.

```
if (execute on SP) {
   m shader->issue warp(*m sp out, pI, active mask, warp id,
   issued++:
   issued inst = true;
   warp inst issued = true;
   previous issued inst exec type = exec unit type t::SP;
  else if (execute on INT)
   m shader->issue warp(*m int out, pI, active mask, warp id,
                        m id);
    issued++;
   issued inst = true;
   warp inst issued = true;
   previous issued inst exec type = exec unit type t::INT;
   warp_state_counters[XALU]++, temp++;
} else if ((m shader->m config->gpgpu num dp units > 0) &&
           !(diff exec units && previous issued inst exec type ==
 if (dp pipe avail) {
   m_shader->issue_warp(*m_dp_out, pI, active_mask, warp_id,
                        m id);
   issued++;
   issued inst = true;
   warp_inst_issued = true;
   previous issued inst exec type = exec unit type t::DP;
   warp state counters[XALU]++, temp++;
else if (((m_shader->m_config->gpgpu_num_dp_units == 0 &&
         | pI->op == DP_OP) ||
(pI->op == SFU_OP) || (pI->op == ALU_SFU_OP)) &&
         !(diff_exec_units && previous_issued_inst_exec_type ==
  if (sfu pipe avail) {
   m_shader->issue_warp(*m_sfu_out, pI, active_mask, warp_id,
                        m id);
    issued++;
   issued inst = true;
   warp inst issued = true;
   previous issued inst exec type = exec unit type t::SFU;
```

```
> 6 shader.cc > 6 cycle()
                 previous issued inst exec type = exec unit type t::DP;
                 warp state counters[XALU]++, temp++;
             else if (((m shader->m config->gpgpu num dp units == 0 &&
                        pI->op == DP OP) ||
                       (pI->op == SFU OP) || (pI->op == ALU SFU OP)) &&
                       !(diff exec units && previous issued inst exec type ==
                                               exec unit type t::SFU)) {
               if (sfu pipe avail) {
                 m_shader->issue_warp(*m_sfu_out, pI, active_mask, warp_id,
                                     m id);
                 issued++;
                 issued inst = true;
                 warp inst issued = true;
                 previous issued inst exec type = exec unit type t::SFU;
                 warp state counters[XALU]++, temp++;
             } else if ((pI->op == TENSOR CORE OP) &&
                        !(diff exec units && previous issued inst exec type ==
                                                 exec unit type t::TENSOR)) [
               if (tensor core pipe avail) {
                 m shader->issue warp(*m tensor core out, pI, active mask,
                                      warp id, m id);
                 issued++;
                 issued inst = true;
                 warp inst issued = true;
                 previous issued inst exec type = exec unit type t::TENSOR;
                 warp state counters[XALU]++, temp++;
             } else if ((pI->op >= SPEC UNIT START ID) &&
                        !(diff exec units &&
                          previous issued inst exec type ==
               unsigned spec id = pI->op - SPEC UNIT START ID;
               assert(spec id < m shader->m config->m specialized unit.size());
               register set *spec reg set = m spec cores out[spec id];
               bool spec pipe avail =
                   (m shader->m config->m specialized unit[spec id].num units >
                   33 (0
                   spec reg set->has free(m shader->m config->sub core model,
                                     m id);
               if (spec pipe avail) {
                 m shader->issue warp(*spec reg set, pI, active mask, warp id,
                                     m id);
                 issued++;
```

```
if (tensor core pipe avail) {
   m_shader->issue_warp(*m_tensor_core_out, pI, active_mask,
                       warp id, m id);
   issued++;
   issued inst = true;
   warp inst issued = true;
   previous issued inst exec type = exec unit type t::TENSOR;
   warp state counters [XALU] ++, temp++;
} else if ((pI->op >= SPEC UNIT START ID) &&
          !(diff exec units &&
            previous issued inst exec type ==
               exec unit type t::SPECIALIZED)) {
 unsigned spec id = pI->op - SPEC UNIT START ID;
 assert(spec id < m shader->m config->m specialized unit.size());
 register set *spec reg set = m spec cores out[spec id];
 bool spec pipe avail =
     (m shader >m config >m specialized unit[spec id].num units >
     0) &&
     spec_reg_set->has_free(m_shader->m_config->sub_core_model;
                       m id);
 if (spec pipe avail) {
   m shader->issue warp(*spec reg set, pI, active mask, warp id,
   issued++;
   issued inst = true;
   warp inst issued = true;
   previous issued inst exec type =
       exec unit type t::SPECIALIZED;
   warp state counters[XALU]++, temp++;
```

8. For a warp to be categorised into the waiting state, it must have failed the scoreboard test.

```
} else {
    warp_state_counters[WAITING]++, temp++;

SCHED_DPRINTF(
    "Warp (warp_id %u, dynamic_warp_id %u) fails scoreboard\n",
    (*iter)->get_warp_id(), (*iter)->get_dynamic_warp_id());
}
```

9. For a warp to be categorised into the issued state, it must have already issued an instruction to the pipeline, so that it contributes towards the IPC count of the SM.

- 10. Thus, these counter values for different state of warps get updated for each cycle.
- Save the shader.cc file, and go to the terminal and build the files in the gpgpu-sim_distribution directory.
- 12. Run benchmark applications in the terminal by navigating to the respective file location and by giving "nvcc file.cu -lcudart" in the terminal.
- 13. Note down the values that indicate the total number of warps in different states.
- 14. Plot a graph showing the different state of warps for different benchmark applications.

WARP STATE COUNTER STATISTICS:

For Mmul_new.cu:

WAITING: 9994138

ISSUED: 460800

XALU: 3113953

XMEM: 1808769

OTHERS: 90340

SUM OF ALL COUNTERS: 15468000

PRODUCT OF CYCLES AND WARPS:

15468000

WARP STATE COUNTER STATISTICS:

For BFS Benchmark:

WAITING: 189950915

ISSUED: 2324006

XALU: 5822

XMEM: 64481453

OTHERS: 99630940

SUM OF ALL COUNTERS: 356393136

PRODUCT OF CYCLES AND WARPS:

359393136

GRAPH TO DEPICT THE WARP STATE BREAKDOWN:

