

## Models of Computation and Communication

- We need to develop a model
  - to reason about the problem
  - to reason about our solution
  - to reason about the problem about our solution.
- Models of Communication:
  - OSI/ISO model
  - TCP/IP model
- Model of Computation: (Machine <-> Language)
  - Turing Machine, Linear Bounded Automata, Pushdown Automata, and Finite State Automata
  - Sequential Circuits, and Combinational Logic
  - Universal Computer and Machines: Theoretical to Abstract to Physical

### **Network Topology**



#### **Data Flow**



#### OSI and TCP/IP Models

Layer	Name	Example Protocol	Naming	Transported	Hardware Device
7	Application	http	url	data	
6	Presentation				
5	Session				
4	Transport	TCP/IP	socket	segment	
3	Network / Internet	IPv4 IPv6	IP	packet	router
2	Data Link / Link	Ethernet	MAC	frame	switch
1	Physical	802.11g	Interface	symbols	hub, bridge

## The Layers Simplified

Layer 1: Physical Layer

• The mechanics of sending symbols -- restricted (maybe) to one's and zero's

Layer 2: Data Link

• When to start and stop an individual message between two connected location

Layer 3: Network

Sending a message from A to B to C to D to ... to Z

Layer 4: Transport


- Transmitting/Ensuring a complete message from A to Z
- Address performance issues



## Breaking things down or building them up.

```
1: bit / symbol
4: nibble /
8: byte / octet
32: word / word
paragraph / frame
page/block / packet
/ segment
data / data
```

# Models of Computation




Turning Machines	Recursively Enumerable	$TM(Q,\Sigma,\Gamma,q0,\boldsymbol{\delta})$
Linear Bounded Automata	Context Sensitive Languages	LBA(Q, $\Sigma$ , $\Gamma$ , q0, $\delta$ )
Pushdown Automata	Context Free Languages	PDA(Q, Σ, Γ, δ, q0, z0, F)
Finite State Automata	Regular Expressions	FA(Q, Σ, δ, q0, F)
Sequential Circuits		
Combinational Logic	Boolean Algebra	

## **Combinational Logic**

- Based upon Boolean Algebra
  - o all inputs and outputs restricted to True (1) and False (0)
- Operations are restricted to: AND (\*), OR (+), NOT (')
- Equivalent to Digital Logic, with gates:




- Can be used as a building blocks: ⇒
  - O XOR:  $A \oplus B$  is equivalent to (A + B) \* (A' + B')
- Example: Half-Adder



## **Sequential Circuits**

- Introduce feedback loops
- Creates latch or flip-flop
  - a circuit with only two stable states
- Example: SR Latch

S	R	Q	Output	Description
0	0	Q	Q	Hold State
0	1	Q	0	Reset
1	0	Q	1	Set
1	1	Q	Х	Not allowed: Error



### Finite State Machine


- $FA(Q, \Sigma, \delta, q0, F)$ 
  - $\circ$  Q = { N, W, R, B, T }

  - q0 : N
  - o F:{T}
  - $\circ$   $\delta$ : Q x  $\Sigma$  -> Q

#### input string:

```
$
        d i d e
a d t
```

// New, Waiting (Ready), Running, Blocked, Terminated  $\circ$   $\Sigma = \{ a, d, i, t, r, e \}$  // admit, dispatch, interrupt, trap, resume, exit





FA for the Process Status Diagram

### Pushdown Automata

C -> if ( E ) S | if ( E ) S else S


- PDA(Q, Σ, Γ, δ, q0, z0, F)
  - $\circ$   $\Sigma$ : set of symbols on the input string
  - $\circ$   $\Gamma$ : set of symbols placed on the stack
  - o z0: set of symbols place on the stack at startup
  - $\circ$   $\delta$ : Q x  $\Sigma$  x  $\Gamma$ -> Q x  $\Gamma$ \*






## **Turing Machine**

- TM(Q,  $\Sigma$ ,  $\Gamma$ ,  $\delta$ , q0)
  - $\circ$   $\Sigma$ : set of symbols on the input string
  - $\circ$   $\Gamma$ : set of symbols placed on the tape
    - includes a blank symbol: \$
  - $\circ \quad \delta : Q \times \Sigma \times \Gamma -> Q \times \Gamma \times \{R, L\}$







**Turing Machine** 

### **Linear Bounded Automata**

- Special Case of a Turing Machine
  - The tape is bounded to a defined size.






LBA with tape size of 8

### **Universal Computer**

- TM(Q,  $\Sigma$ ,  $\Gamma$ ,  $\delta$ , q0)
- Tape: sufficiently large
- A specialized control unit
- A specialized program placed on tape
- A generic program placed on tape
- Input coming from an I/O device






**Universal Computer** 


### Theoretical to the Abstract

- Turing Machine →
  - von Neumann Architecture
  - Harvard Architecture



Consider writing a Java program for these machines

## The Process and Standard File Descriptors (fds)



```
Java Parlance: System.in == stdin
System.out == stdout
System.err == stderr
```