

## ① Interrupts in TM4C123GH6PM

Aim:- TO deal with GPIO interrupt that will toggle the on board LED, whenever the switch is pressed.

\* Micro-controller has built in capacity to perform several tasks without waiting for completion of tasks

→ there are two methods by which a peripheral device can receive a service from micro-controller

i) Polling




ii) interrupt based.




→ In polling a micro-controller continuously monitors the status of a device or a particular condition and waits until the required status

if condition is met then it performs the service, after performing goes to next task.



- When application get complex, the polling loop design get complex & difficult to maintain
- Hence poor responsiveness, coherence more

- (Not energy efficient)
- importance task will be held on ~~coast~~ while processor doing unimportant task.
- Interrupt driven:-  
To solve the polling problem, almost all micro-controllers have some sort of sleep mode support to reduce power, in which peripheral can wake up the processor when it require a service. Known as interrupt driven.
- peripherals - assigned with priority



# ① ISR (Interrupt handler or ISR)

Exception: (interrupt)

Events that causes change to program

=

flow when processor suspends current execution  
run the task for exception and after  
completion comes back. ↴


Sources:

i) Peripherals ✓

ii) External input sources ✓

iii) Internal hardware ✓

iv) Software triggered



NVIC : (Nested Vectorored interrupt controller)

→ Exceptions are processed by NVIC. ✓


→ Can handle No. of IRQ & NMI Request.

→ Exceptions source has an exception

number  
over 15

15 = System exception ↴  
16 onward above interrups

→ For Cortex M3-M4 Total 240 interrupt inputs can control



- Part of cortex M4 which is programmable and its registers are stored in SCS (System control space) NVIC register
- handles the exception, interrupt configuration, prioritization and interrupt masking


0 ✓  
1 ✓

### Features :-


- flexible ~~inceptions~~<sup>exception</sup> & interrupt management
- Level triggered interrupt request
- Pulsed interrupt request



### iii) Nested exceptions:




- processing interrupt of high priority with in another interrupt of lower priority.
- interrupt with high priority pre-empts the interrupt with low priority resulting in interrupt in an interrupt known as interrupt nesting.



### iii) 8 programmable priority levels

- iv) 7 exception & 71 interrupts
- v) Automatic state saving & restoring
- vi) Pre-emptive / Nested interrupt
- vii) Tail chaining import
- viii) Deterministic: Always 12 cycles or 6 cycles for tail chaining



### ix) vectored exceptions


### x) interrupt masking

- PR\$MASK → disable interrupts
- BASE PR → interrupt select mask which are below certain priority level.

Global  
Var

$$\text{BASEPRI} = 3 \Rightarrow \left\{ \begin{array}{l} 0 \\ 1 \\ 2 \end{array} \right\} \left\{ \begin{array}{l} 3 \\ 4 \\ 5 \end{array} \right\} * \uparrow$$


\* Tail chaining :-



### Interrupt Latency – Pre-emption


Late arrival...

# Interrupt Latency – Late Arrival




Interrupt handling...

① What happens when interrupt occur ??



## ① Vector Table :-



- It is a table that contains vectors.
- vectors means memory address.
- address of what??  
address of exceptions & interrupts
- In short contain address of ISR, int handler functions.
- IVT = 154 entries in Vector table
  - = 15 exception & 158 peripheral interrupts
  - = only 78 are available

\* Where IVT is stored :

- code memory / Flash memory
- Starting from 0x0000\_0000 ←  
total 154 exceptions
- The vector table and interrupt service routine exceptions are defined inside the startup file of a micro-controller.

→ 154 exceptions & interrupts so,  
154 words of ROM or code memory.

Exception number	IRQ number	Offset	Vector
16+n	n	0x0040+4n	IRQn
.	.	.	.
.	.	.	.
18	2	0x004C	IRQ2
17	1	0x0048	IRQ1
16	0	0x0044	IRQ0
15	-1	0x0040	Systick
14	-2	0x003C	PendSV
13		0x0038	Reserved
12			Reserved for Debug
11	-5	0x002C	SVCall
10			Reserved
9			
8			
7			
6	-10	0x0018	Usage fault
5	-11	0x0014	Bus fault
4	-12	0x0010	Memory management fault
3	-13	0x000C	Hard fault
2	-14	0x0008	NMI
1		0x0004	Reset → Exception
		0x0000	Initial SP values

FLOW :-

if interrupt X occurs, the interrupt request will be sent to NVIC.



→ fast  
processor

- ii> then NVIC decides to accept or reject based on its configuration.
- iii> when NVIC accept ✓, then it finds the starting address of ISR or exception handler, which is stored in IVT (Interrupt vector table)
- iv> PC will be loaded with address of handler and CPU starts execute the exception.

### Relocation of Vector table:- ✓

→ Relocation is controlled by programmable register in NVIC called Vector table offset register (VTOR)

→ After reset  $\Rightarrow \text{VTOR} = 0$

$$\text{VTOR} =$$

# ⑥ Configure and setup interrupt

PRIn Register Bit field	Interrupt TX $\cup (X)$ X^2
Bits 31:29	interrupt $[4n+3]$
Bits 23:21	interrupt $[4n+2]$
Bits 15:13	interrupt $[4n+1]$
Bits 7:5	interrupt $[4n]$

priority register bit field against interrupt sources

→ 3 bit wide ✓  
ie for an interrupt  $\underline{8 \text{ priority levels}}$

→ n = group number  
can control priority levels for  $4n$  to  $4n+3$  peripherals

→ For example:

interrupt handler with  $IRQ = 0$   $= A$   $= A$   
 $4[n] = 0$   $n = 0, 1, 2, 3$   $= B, C, D$   
 $\therefore n = 0$

Hence same priority level register can be

Used for configure [4n to 4n+3] interrupt, whose IRQ

→ IRQ → 0, 1, 2, 3 → GPIO(A, B, C, D)



Registers:-

1) GPIO Interrupt sense register (GPIOIS):

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
reserved																
Type	RO	RO	RO	RO	RO	RO	RO	RO								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
reserved																
Type	RO	R/W														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

→ To select between edge or level triggered interrupts.

✓ 0 → The edge on corresponding pins detected

✓ 1 → The level on corresponding pin detected.

2) GPIO IBE (interrupt both edge)



→ Allow both edges to cause interrupt

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Type	RO	RO	RO	RO	RO	RO	RO	RO								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Type	RO	R/W														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
reserved															IBE	

- 6 → ~~interrupt generation~~ is controlled by  
GPIO~~I~~E register
- 7 → Both edges of corresponding pins trigger  
an interrupt.

3) GPIO IER ( Interrupt Event register )

0 → falling edge →

1 → rising edge ←

Analog!

4) GPEOICR (interrupt clear register) ↗

→ Clears the interrupt for respective pin

## 5) GPIO IM [ Interrupt Mask register ]

→ In order to allow interrupt it should be unmasked so that the interrupt can be sent to interrupt controller

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
reserved															
Type	RO	RO	RO	RO	RO	RO	RO	RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved															
Type	RO	R/W													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

0 → Mask ✓

1 → unmask ✓

## 6) NVIC IP [ NVIC interrupt priority Register ]

→ In order to configure this register we have

to find IRQ Number:

$$\text{ex: } \underline{\text{PORTF}} = \underline{\underline{30}} \quad 30$$

→ Each priority level register can handle upto 4 peripherals;

4n to 4n+3

$$\frac{4n+x}{4} = \underline{\underline{30}}$$

$$4 \cdot (\underline{\underline{7}}) + 2 = \underline{\underline{30}}$$

$$4n+2 \Rightarrow$$

PRI7 register

$$n = \underline{\underline{7}} \Rightarrow$$

Group

$n = 7$  (Group numbers)

bit field for  $4n+2$  = bit 29:21

3 bit  $\rightarrow$  8 priority levels

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		INTD			reserved				INTC			reserved				
Type	R/W	R/W	R/W	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		INTB			reserved				INTA			reserved				
Type	R/W	R/W	R/W	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

⇒ NVIC ESER [ Interrupt Set Enable Register ]

IRQ

→

$$\text{NVIC} \cdot \dots \quad \text{GPIOF} = 30 \\ \text{ESER}[0] = \text{IRQ } 0 - 31 \Rightarrow \\ \text{ESER}[2] = \text{IRQ } 31 - 64$$