

ARM - 32 bit processors:

32 bit ??

- Internal registers in register banks are 32-bits
- Data path are 32 bits
 - Data processing & operation
 - Arithmetic operation like addition, subtraction
- Bus interface is 32-bit

Bit size :

- Allows CPU to address memory for an individual process

x-bit can handle 2^x bytes of memory

For ex: 8 bit can handle

$$2^8 = 256 \text{ bytes}$$

16 bit

$$2^{16} = 65536 \text{ bytes } \checkmark$$

32-bit

$$2^{32} = 4.2 \text{ GB}$$


- so higher the bit size higher the performance

→ So this is very important when we are working with system where performance and response time are key

* Cortex - M family:

Cortex M0, M0+, M1, M3, M4, M7



Cortex - M family



Why cortex M1 ??

- High code density (space programme takes from memory)
- balance between energy efficiency & performance
- High interrupts (240) (Priority)

* Microprocessor vs Microcontroller



In simple terms...

Activate Win
Go to Settings to :

* CORTEX - M Architecture :

- cortex - M has separate data and instruction buses hence it is a harvard architecture.
- Architecture are based on way of accessing memory
- i) von-newman or Princeton
 - ii) Hardword architecture
- Hardword architecture alloces simultaneously of both data and instruction.

→ von-neuman has only one line for data & instruction, therefore they have to be scheduled


① Registers:-

- A register is fast accessible storage inside a processor core
- data processing & control
- They are grouped together in an unit called register bank.


② Load- Store Architecture:-

- when data from memory is to be process
memory → Register transfer
Register process
Register → memory

- For example:- $\begin{array}{r} 300 \\ + 420 \\ \hline \end{array}$
300 & 420 stored in Memory



① Register Bank




- R0-R12 → contain data and addresses
- R13 → stack pointer & it points to top element of stack
- R14 → Link register and it is used to store the return location for function.
- R15 → program counter, it is readable and writable


if you read ; returns the current instruction address + 4

if you write: writing to pc causes branch operation.

① Special Registers:



⑤ XPSR:



i) > APSR

31 30 29 28 27

N	Z	C	V	Q	Reserved	0
---	---	---	---	---	----------	---

ii) > IPSR

31



0

Reserved	ISR-number
----------	------------

iii) > EPSR

31

26 25 24

15 10

0

Reserved	I0/I IT	T	Reserv ed	I I/IT	Reserv ed
----------	------------	---	--------------	-----------	--------------


Superimposition of those three registers make PSR register -

Instruction Set Architecture: (ISA)

- All ARM Cortex-M processor are based on Thumb2 instruction which allows the mixture of 16-bits and 32-bit instructions.
- Arm - 32bit instruction set
 - high performance
 - low code density
- Arm - 16 bit Instruction set
 - high code density
 - Lack of performance
- Thumb2 Allows mixture of 16bit & 32-bit instruction set in order to have high performance and code density.

④ Upward Compatibility:

⇒ Code compile for earlier version would run on next version.



⑤ Assembly Language Syntax:

Instruction have four fields separated by space or tabs.

Label oprode operand ; comment
init mov R0, #150 ; R0 = 150

- Label : optional . used to find the position of current instruction in memory.
- Opcode: specify processor operation to perform.
- operand: Specify source/ destination of data to be processed by opcode
- comment : optional . used to explain code meaning.

Directive :-

- They assist and control assembly process
 - They are also called pseudo -ops
 - They are not part of the instruction set
 - They change the way code is assembled
- ∴ Directive are instruction used by Assembler to help automate assembly process and improve program readability.

Examples: ORG (origin) $\xrightarrow{\text{OR}_G}$ OR_G
EQU (equates) $\xrightarrow{\text{EQU}}$
DS.B (define space for bytes)

: directives does not generate machine code .
they are used essentially in preprocessing stage of assembly language .

(1) **Thumb** : ✓

Placed at top of the file to specify that code is generated with Thumb instructions.

(2) **CODE** : ✓

Denotes the sections for machine instruction (ROM)

(3) **DATA** :

Denotes the section for global variables.

(4) **AREA** :

instructs the assembler to assemble a new code or data section .

(5) **SPACE** :

Reserves a block of memory and fills it with zeros ✓

(6) **ALIGN** :

Ensure next object align properly. Align 4
 $0x00 = 1 \leftarrow \text{ORG } 0x00$
 $0x01 \leftarrow i \rightarrow \text{MOV R0, } \#1$
 $0x02 \leftarrow \text{R0} \leftarrow \text{MOV R1, } \#2$
 $0x03 \leftarrow \text{R1} \leftarrow \text{MOV R3, } \#3$

L7) EXPORT:

To make object accessible from another file

L8) GLOBAL:

Same as Export.

L9) IMPORT:

To access an "exported" object

L10) END:

Placed at end of each file

L11) DCB:

Places byte (8-bits) size constant in memory

L12) DCW:

Place a halfword (16-bits) size constant

L13) DC0:

Place a word (32-bit) sized constant in memory

L14) EQU:


To give symbolic name to a numeric constant
 order $0x0A$
 $0x0F$

L15) .text:

makes assembly code callable by C

TIVA C LAUNCHPAD TM4C123GXL

- Processor = cortex M4
- flash = 256 K
- Max Speed = 80 MHz



① Project overview:

① Project ON - RED-ON

Objective :-

To design, build and test the system
that turns ON LED

Note:-

startup.c \Rightarrow C code

startup.s \Rightarrow Assembly code

\rightarrow Set up starting point of program :

Reset handler

\rightarrow outlines the stack size

\rightarrow reset vectors and all interrupt vectors

Note:

\rightarrow Reset Handler runs everytime the reset button is pressed.

MOV

Move data within processor without accessing memory.

Cannot MOV more than 8-bits value

Cannot MOV move to high register

Example	Example
MOV R0, #150 ✓	MOV R0, #256 ✗
MOV R1, R2 ✓	MOV R8, #3 ✗

LDR

- Loads a register with either: 32 bit constant value or another register.
- Reads 32-bit value from memory to registers

Example:

LDR R0, =0xFFFF ✓

LDR R1, [R2] ✓

STR

→ Stores a register value in memory

STR R0, [R1]
 ↑ ↑
 source destination

B

→ Branch to location

Example:

B loop; branch to / jump to loop

BL

→ Branch to subroutine

; call Turn-on , Turn-on is a subroutine

BL Turn-on

BX LR

→ Return from subroutine called

BLUE ON ; subroutine

MOV R2, #0X01

BX LR ✓

Nop

→ NO operation, do nothing

Example:

STR R0,[R1] ; Store value of R0 to R1

NOP ↗ } do nothing for 2 clock cycles
Nop ↘

→ 1 Nop = 1 cycle

Aim: To turn on RED LED After switch press

OPCODES:

- 1> MOV ✓
- 2> LDR ✓
- 3> STR ✓
- 4> B ✓
- 5> BL ✓
- 6> BX LR ✓
- 7> NOP ✓

CMP

→ Subtracts the value of the second operand from first

→ Example:

Compare the value of R0 with # 0X01

CMP R0, #0X01
 $\overleftarrow{\text{R0}}$ $\overrightarrow{\text{#0X01}}$

= APR R0, Z, C
= Z = NOT S4
= Z = Set

BEQ =¹
Branch if equal to 0 =²
BNE

- mostly used with CMP instruction
- Example : (Z Flag)

CMP R0, #0x01

BEQ LED1

BNE
Branch if not equal to 0 ($\neq 0$)

→ check Z Flag

→ Example ;


DELAY :

LDR R0, = ONESECOND

SUBS R0, R0, #1

BNE DELAY

====




SUBS

subtract and set flags in APSR

→ Example:

; R0 = R0 - 1 , set flag in APSR

SUBS R0, R0, #1



switch config = port f $\underline{0}, \underline{4}$




$1, 2, 3,$

Switch press = LED - ON

Switch press = LED - OFF
 $\underline{91}$

PUR
pd

s



$$\underline{R0} = \underline{0} = \underline{0x00}$$

$$\underline{R0} = \underline{1} =$$