

Serial Interfacing

- An introduction to serial interface
- send one bit at time
- Many serial protocols -
 - CAN ✓
 - ETHERNET ✓
 - I2C ✓
 - SPI ✓
 - RS232 ✓
- UART - universal asynchronous receiver/transmitter
- busy-wait to synchronize with hardware

① No synchronization:

→ Performance measures: (goodness of your system)

(i) Latency:

→ time required when I/o device indicated a service and time when service is initiated.

- a) Hardware delay ✓
- b) software delay ✓

→ for an input device, software Latency is time between new input data ready and software ready data.

→ for output device, delay from output device being idle and software giving the device new data to output.



→ for example: ② ADC conversion (DAC)
software latency \Rightarrow conversion is supposed to start & conversion actually get started.

③ In control system time betn when controller is supposed to get started & when it actually starts.

- i) Real time -
 → A system that can guarantee worst case latency.
soft real time & hard real time. $\Delta t = \text{time bound}$
- ii) throughput or bandwidth -
 maximum data flow in bytes/second that can be processed by system.
 limited by I/O
 limited by software
- iii) priority -
 → order of service when two or more requests are made simultaneously.

$\Delta t \Rightarrow$ cons. eff. o
 Δt \leftarrow bound. exp. fast

- So, the purpose is to allow micro-controller to interact with its I/O device.
- So, there are five ways to synchronize software with hardware (Micro-controller with I/O)

i) Blind cycle:



computer, device (LCD).

→ Bridge the speed mismatch between two devices.

if A speed $>$ B

→ so miscommunication.


so there is need to synchronization

* Blind cycle: ✓

→ A has to be aware of B speed

→ problem = B speed may vary

Hence slow communication protocol.



→ but for the devices which are not sophisticated,
we can implement by looking at datasheet
of devices → AT89S51

→ for example :-


LCD display character, which is ASCII

- LCD send.

Wait for 87Ns (from datasheet)

∴ We can see transmission is complete.

(ii) Busy wait:




* repeatedly checking flag.

Send data


Check flag = repeatedly
↓
if flag set
↓
send another data.


Example:- UART

(iii) FIFO.



(iv) Polling





- ✓ DMA: ✓
- Direct memory access, transfer data directly from memory.
- With an input device, hardware will request a DMA transfer when input device has new data
- DMA reads data & save it in memory without software knowledge
- With an output device, hardware will request a DMA transfer when output device is idle.
- DMA gets data from memory & then write to device
- When to use:-
- ✓ → high speed data - graphics system
 - ✓ → situation where high bandwidth & low latency required.

Hardware being in three states

Idle - disabled or inactive

H

idle

→ data

✓ flag is busy - doing or getting some process (O)

✓ flag is ready - ready to receive (I)

→ Flag setting:-


* Flag = 1 ... when hardware component is complete = dead

. read ^{this} flag by software to determine IF device is busy or ready

. software can clear flag, when software component is complete

. flag can be used for hardware triggering event for interrupt.

Another



I/o bound: → .

→ Time for the software to read the data and process the data is less than the time for input device to create new data. This situation is I/o bound

→ Means, the bandwidth is limited by I/o hardware

CPU bound :-

→ If the input device were faster than the software then software waiting would be zero. This situation is CPU bound.

→ bandwidth is limited by speed of execution software

Real time system:-


→ bandwidth depends on both input and output

→ data travels over time

→ I/O channels can sometimes be No bound but other times could be CPU bound.

① FIFO:

→ Store & buffer data in FIFO



→ separates the generation of data from consumption of data, Hence very efficient & hence prevalent in I/O communication.

→ used when there is increase or decrease in rates at which data is produced or consumed


→ maintains the order of data

Ex:- busy-wait is unbuffered because hardware & software must wait for transmission of each piece of data.

Ex: interrupts are buffered, because the system allows the input device to run continuously, filling a FIFO AFIFO with data as fast as it can.

*for an output device:

output device \Rightarrow I/O b =



→ As time required to process the data for output device is greater than software time to generate data

Universal Asynchronous Receive Transmitter (UART)

one of the most widely used protocol for device to device communication.

transmit & receive serial data - bit by bit

communication protocols plays important role in organizing communication between devices

Asynchronous - no clock signal to synchronize the output bits from transmitting device going to receiving end.


$$8 \rightarrow \begin{matrix} \text{Tx} \\ \text{Re} \end{matrix} \quad \begin{matrix} \text{Up} \\ \text{Dn} \end{matrix} \rightarrow$$

TM4C123GH6PM

L1

Cortex M4

{ 8 UART } →



Baud rate :-

→ The total no. of bits transmitted per second is called baud rate.


→ Baud rate = bit time = $\frac{1}{\text{baud rate}}$

→ Each UART has baud rate control register

9800,
115200
57600

Register =

FRAME :-



• A frame is the smallest complete unit of serial transmission.

• START bit :- (1 bit)

→ Initially transmission line held high = when no transmission

→ To start transfer transmission line is held low for 1 clock cycle.

• Data frame :- (5 bits to 8 bits)

→ actual data

→ if no parity bit used range = 8 bits.

8 to 8 bits



• Parity bit :-

→ way for receiving UART to tell if any data has changed during transmission.

→ changing by \rightarrow Electromagnetic radiation, ✓

mismatch baud rates ✓

long-distance data transfer. ✓

stop bit -

→ to signal END of data packets.

→ drives the data from Low Voltage to high.

① Asynchronous communication :-


Transmitter side:- ↗

i) data register to write data

ii) 16x8 depth FIFO to store data

iii) shift register 10 bit.

UART



Receiver side:- ↗


i) data register to read data

ii) 12 bit FIFO ↗

iii) 10 bit shift register

T.X

R.X



TMAC UART :-

→ 8 UARTS

→ for Pins refer datasheet

→ for exact register address refer header file

(API Register) (Low level proto)

* Initialize the UART :

a) Turn on UART clock

RCGCUART → refer datasheet \Rightarrow 0x01

b) Turn on PARTC

RCGCGPTE → refer datasheet \Rightarrow 0x01

c) Tx Pin & Rx Pin As digital pin,

DEN-R \Rightarrow 0x03

d) Alternate function on pins

AFSEL-R → enable Alternate function on pins of selected port

SYSCTL - PORTX - AFSEL - R

PORT

PGTL-R → To set Alternate function 4 bits allocated for each port

AMSEL → disable analog mode

e) if you are using FIFO:

UART0-FR-R = 1 ... busy flag will set while transmitter still has en bit even if transmitter is disabled



0 ... when transmit FIFO is empty & last stop bit is sent

1) UARTD_CTL-R

9 8
TxE TxF

UARTEN 0

→ control register contains bits to turn on UART

TxE = transmitter enable

RxF = receiver enable

UARTEN = 1

= to turn on

UART

However, UARTEN = 0 while initializing the UART.

2) Baud rate:

UART0 - IBRD - R

FBRD - R

→ UART0 - IBRD - R = value

I = integer part

→ UART0 - FBRD - R = value

F = fractional part

→ UART - LCRH - R = value

→ will define frame structure

Unless you don't put value in these registers the baud rate registers will not take any effect.

3) Transmit char data)

while (UART0 - FR - R & 0x0020) ;

TXFF is 0


UART0 - DR - R = data

4) Receive


while (RxFE is 0)

return (characters in UART0 - PR - R);

TM4C123GHG
PM



SW1



JTAG T

PC4, PS

SWD



$$\underline{80 \text{ MHz}} \Rightarrow \underline{\underline{115200}}$$

BRD = System clock

$$\underline{16 \times \underline{\text{Baudrate}}}$$

$$\underline{\underline{\text{Baud}}} \Rightarrow \frac{80 \times 10^6}{16 \times 115200}$$

$$\Rightarrow 43.402$$

$$\underline{\underline{\text{IBRD}}} = 43$$

$$115200$$

$$\underline{\underline{\text{FBRD-R}}} = (0.402 \times 64 + 0.5) \rightarrow$$

$$\approx 26$$