

**Product Specification** \_

## NHD-0420CW-AB3

## **Character OLED Display Module**

**NHD-** Newhaven Display

**0420-** 4 Lines x 20 Characters

**CW-** Character OLED Module

A- Model

**B-** Blue

**3-** 2.7V~5.5V Supply Voltage







## **Table of Contents**

Document Revision History	2
Mechanical Drawing	
Pin Description	4
Electrical Characteristics	6
Optical Characteristics	6
Controller Information	6
DDRAM Address	6
Table of Commands	7
Timing Characteristics	12
Built-in Font Tables	17
Example Program Code	20
Quality Information	22


### **Additional Resources**

- > Support Forum: <a href="https://support.newhavendisplay.com/hc/en-us/community/topics">https://support.newhavendisplay.com/hc/en-us/community/topics</a>
- ➤ **GitHub:** <a href="https://github.com/newhavendisplay">https://github.com/newhavendisplay</a>
- **Example Code:** https://support.newhavendisplay.com/hc/en-us/categories/4409527834135-Example-Code/
- > Knowledge Center: <a href="https://www.newhavendisplay.com/knowledge">https://www.newhavendisplay.com/knowledge</a> center.html
- ➤ Quality Center: <a href="https://www.newhavendisplay.com/quality\_center.html">https://www.newhavendisplay.com/quality\_center.html</a>
- **Precautions for using LCDs/LCMs:** https://www.newhavendisplay.com/specs/precautions.pdf
- ➤ Warranty / Terms & Conditions: <a href="https://www.newhavendisplay.com/terms.html">https://www.newhavendisplay.com/terms.html</a>



# **Document Revision History**

Revision	Date	Description	Changed By				
0	12/15/2014	Initial Release	AK				
1	04/06/2015	Pin Description, Electrical Characteristics Updated	РВ				
2	02/01/2016	Recommended Connector P/Ns Added	SB				
3	02/02/2017	Thru-Hole Diameter Increased, Quality Table Updated, I2C Interface Updated	SB				
4	10/25/2022	Minimum Supply Voltage Value Updated	KL				
5	5 11/16/2022 Logic Voltage Range Updated						





# **Pin Description**

#### **Parallel Interface:**

Pin No.	Symbol	<b>External Connection</b>	Function Description
1	Vss	Power Supply	Ground
2	V	Dower Cupply	Supply Voltage for OLED and Logic
	$V_{DD}$	Power Supply	V <sub>DD</sub> =3.3V for 3.3V operation, V <sub>DD</sub> =5.0V for 5.0V operation
3	REGV <sub>DD</sub>	Dower Cumply	Internal 5V I/O Regulator select signal
3	KEGVDD	Power Supply	REGV <sub>DD</sub> =0V for 3.3V operation, REGV <sub>DD</sub> =5.0V for 5.0V operation
4	D/C	MPU	Data/Command select signal. D/C=0: Command, D/C=1: Data
5	R/W	MPU	Read/Write select signal, R/W=1: Read R/W=0: Write
6	E	MPU	Operation Enable signal. Falling edge triggered.
7 10	DB0 – DB3	MDII	Four low order bi-directional three-state data bus lines.
7-10	DB0 – DB3	MPU	These four are not used during 4-bit operation.
11-14	DB4 – DB7	MPU	Four high order bi-directional three-state data bus lines.
15	/CS	MPU	Active LOW Chip Select signal
16	/RES	MPU	Active LOW Reset signal
17-19	BSO – BS2	MPU	MPU interface select signal
20	Vss	Power Supply	Ground

#### **Serial Interface:**

Pin No.	Symbol	External Connection	Function Description
1	Vss	Power Supply	Ground
2	V	Danier Crossler	Supply Voltage for OLED and Logic
2	$V_{DD}$	Power Supply	V <sub>DD</sub> =3.3V for 3.3V operation, V <sub>DD</sub> =5.0V for 5.0V operation
3	DECV	Dower Cupply	Internal 5V I/O Regulator select signal
3	$REGV_DD$	Power Supply	REGV <sub>DD</sub> =0V for 3.3V operation, REGV <sub>DD</sub> =5.0V for 5.0V operation
4-6	NC	-	No Connect. Tie to Ground
7	SCLK	MPU	Serial Clock signal
8	SDI	MPU	Serial Data Input signal
9	SDO	MPU	Serial Data Output signal
10-14	NC	-	No Connect. Tie to Ground
15	/CS	MPU	Active LOW Chip Select signal
16	/RES	MPU	Active LOW Reset signal
17-19	BSO – BS2	MPU	MPU interface select signal
20	V <sub>SS</sub>	Power Supply	Ground

### I<sup>2</sup>C Interface:

Pin No.	Symbol	<b>External Connection</b>	Function Description
1	$V_{SS}$	Power Supply	Ground
2	V	Dower Cumply	Supply Voltage for OLED and Logic
	$V_{DD}$	Power Supply	V <sub>DD</sub> = 3.3V for 3.3V operation ONLY, <u>5.0V mode not supported</u>
3	$REGV_DD$	Dower Supply	Internal 5V I/O Regulator select signal
3	KEGVDD	Power Supply	REGV <sub>DD</sub> =0V for 3.3V operation ONLY, <b>5.0V mode not supported</b>
4	SA0	MPU	Slave Address select signal
5-6	NC	-	No Connect. Tie to Ground
7	SCL	MPU	Serial Clock signal
8	SDAIN	MPU	Serial Data Input.
9	<b>SDA</b> out	MPU	Serial Data Output. Tie together with SDA <sub>IN</sub> (pin 8)
10-15	NC	-	No Connect. Tie to Ground
16	/RES	MPU	Active LOW Reset signal
17-19	BS0 – BS2	MPU	MPU interface select signal
20	$V_{SS}$	Power Supply	Ground



### **MPU Interface Pin Selections**

Pin	4-bit Parallel	4-bit Parallel	8-bit Parallel	8-bit Parallel	Serial	I <sup>2</sup> C
Name	6800 interface	8080 interface	6800 interface	8080 interface	Interface	Interface
BS0	1	1	0	0	0	0
BS1	0	1	0	1	0	1
BS2	1	1	1	1	0	0

### **MPU Interface Pin Assignment Summary**

Bus			Dat	a/Comma	and Inter		Control Signals						
Interface	D7	D6	D5	D4	D3	D2	D1	D0	E	R/W	/cs	D/C	/RES
4-bit 6800		D[7	7:4]			Tie L	.OW		Е	R/W	/CS	D/C	/RES
4-bit 8080		D[7	7:4]				/RD	/WR	/CS	D/C	/RES		
8-bit 6800				D[7	7:0]				Е	R/W	/CS	D/C	/RES
8-bit 8080				D[7	7:0]				/RD	/WR	/CS	D/C	/RES
SPI	Tie LOW SDO SDI SCLK									LOW	/CS	Tie LOW	/RES
I <sup>2</sup> C	·		Tie LOW			<b>SDA</b> out	SDAIN	SCL	Tie LOW			SA0	/RES



### **Electrical Characteristics**

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Operating Temperature Range	T <sub>OP</sub>	Absolute Max	-40	-	+85	°C
Storage Temperature Range	T <sub>ST</sub>	Absolute Max	-40	-	+90	°C
Supply Voltage for legis		3.3V operation	2.7	3.3	3.6	V
Supply Voltage for logic	$V_{DD}$	5.0V operation	4.4	5.0	5.5	V
Supply Voltage for I/O Regulator	REGV <sub>DD</sub>	$V_{DD} = 5V$	4.4	5.0	5.5	V
Supply Current	I <sub>DD</sub>	-	-	70	135	mA
Sleep Mode Current	(I <sub>DD</sub> ) <sub>SLEEP</sub>	-	-	2	5	mA
"H" Level input	V <sub>IH</sub>	-	0.8 * V <sub>DD</sub>	-	$V_{DD}$	V
"L" Level input	VIL	-	Vss	-	0.2 * V <sub>DD</sub>	V
"H" Level output	Vон	-	0.9 * V <sub>DD</sub>	-	V <sub>DD</sub>	V
"L" Level output	Vol	-	Vss	-	0.1 * V <sub>DD</sub>	V

### **Optical Characteristics**

	Ite	em	Symbol	Condition	Min.	Тур.	Max.	Unit
Outine	Тор		φΥ+		80	-	-	0
Optimal Viewing Angles	Bot	tom	φΥ-	C=> 10 000.1	80			0
	Left		θХ-	Cr ≥ 10,000:1	80	-	-	0
	Righ	nt	θX+		80	-	-	0
Contrast Rat	io		Cr	-	10,000:1	-	-	-
Decree T	!	Rise	Tr	-	-	10	-	μs
Response T	ime	Fall	Tf	-	-	10	-	μs
Brightness				50% Checkerboard	60	80	-	cd/m <sup>2</sup>
Lifetime				Ta=25°C 50% Checkerboard	40,000	-	-	Hrs.

**Note**: Lifetime at typical temperature is based on accelerated high-temperature operation. Lifetime is tested at average 50% pixels on and is rated as Hours until **Half-Brightness**. The Display OFF command can be used to extend the lifetime of the display.

Luminance of active pixels will degrade faster than inactive pixels. Residual (burn-in) images may occur. To avoid this, every pixel should be illuminated uniformly.

### **Controller Information**

Built-in US2066 controller: https://support.newhavendisplay.com/hc/en-us/articles/4414485495703--US2066

### **DDRAM Address**

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
00	01	02	03	04	05	06	07	08	09	0A	OB	0C	0D	0E	OF	10	11	12	13
20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30	31	32	33
40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50	51	52	53
60	61	62	63	64	65	66	67	68	69	6A	6B	6C	6D	6E	6F	70	71	72	73



## **Table of Commands**

1. Funda	ment	tal Co	mma	nd List											
							Inst	ructio	n Cod	е					
Command	IS	RE	SD	D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0	Description	
Clear Display	х	х	0	0	0	0	0	0	0	0	0	0	1	Write "20H" to DDRAM and set DDRAM address to "00H" from AC.	
Return Home	х	0	0	0	0	0	0	0	0	0	0	1	*	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	
														Assign cursor / blink moving direction with DDRAM address.	
														I/D = "1": cursor/ blink moves to right and DDRAM address is increased by 1 (POR)	
	х	0	0	0	0	0	0	0	0	0	1	I/D	S	I/D = "0": cursor/ blink moves to left and DDRAM address is decreased by 1	
	^	U	U	U	U	U	U	U	U	U	1	ווע ו	3	Assign display shift with DDRAM address.	
Entry Mode Set														S = "1": make display shift of the enabled lines by the DS4 to DS1 bits in the shift enable instruction. Left/ right direction depends on I/D bit selection.	
														S = "0": display shift disable (POR)	
	х	1	0	0	0	0	0	0	0	0	1	BDC	BDS	Common bi-direction function. BDC = "0": COM31 -> COM0 BDC = "1": COM0 -> COM31 Segment bi-direction function. BDS = "0": SEG99 -> SEG0, BDS = "1": SEG0 -> SEG99	
														Set display/cursor/blink ON/OFF	
														D = "1": display ON, D = "0": display OFF (POR),	
Display ON/ OFF Control	х	0	0	0	0	0	0	0	0	1	D	С	В	C = "1": cursor ON, C = "0": cursor OFF (POR),	
														B = "1": blink ON, B = "0": blink OFF (POR).	
														Assign font width, black/white inverting of cursor, and 4line display mode control bit.	
														FW = "1": 6-dot font width, FW = "0": 5-dot font width (POR),	
Extended Function Set	х	X 1	1 0	1 0	0 0	0	0	0	0	0	1	FW	BW	NW	B/W = "1": black/white inverting of cursor enable, B/W = "0": black/white inverting of cursor disable (POR)
														NW = "1": 3-line or 4-line display mode NW = "0": 1-line or 2-line display mode	



1. Funda	1. Fundamental Command Set													
							Ins	tructio	n Code					
Command	IS	RE	SD	D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0	Description
Cursor or Display Shift	0	0	0	0	0	0	0	0	1	S/C	R/L	*	*	Set cursor moving and display shift control bit, and the direction, without changing DDRAM data.  S/C = "1": display shift, S/C = "0": cursor shift,
														R/L = "1": shift to right, R/L = "0": shift to left
Double Height (4- Line)/	0	1	0	0	0	0	0	0	1	UD2	UD1	*	DH'	UD2~1: Assign different doubt height format (POR=11b) Refer to Table 7-2 for details
Display-dot Shift														DH' = "1": display shift enable DH' = "0": dot scroll enable (POR)
														DS[4:1]=1111b (POR) when DH' = 1b Determine the line for display shift.
Shift Enable	1	1	0	0	0	0	0	0	1	DS4	DS3	DS2	DS1	DS1 = "1/0": 1st line display shift enable/disable DS2 = "1/0": 2nd line display shift enable/disable DS3 = "1/0": 3rd line display shift enable/disable DS4 = "1/0": 4th line display shift enable/disable.
Scroll Enable	1	1	0	0	0	0	0	0	1	HS4	HS3	HS2	HS1	HS[4:1]=1111b (POR) when DH' = 0b  Determine the line for horizontal smooth scroll.  HS1 = "1/0": 1st line dot scroll enable/disable  HS2 = "1/0": 2nd line dot scroll
														enable/disable HS3 = "1/0": 3rd line dot scroll enable/disable HS4 = "1/0": 4th line dot scroll enable/disable.
	х	0	0	0	0	0	0	1	*	N	DH	RE	IS	Numbers of display line, N when N = "1": 2-line (NW=0b) / 4-line (NW=1b), when N = "0": 1-line (NW=0b) / 3-line (NW=1b)
Function Set												(0)		DH = "1/0": Double height font control for 2-line mode enable/ disable (POR=0) Extension register, RE ("0") Extension register, IS
														CGRAM blink enable BE = 1b: CGRAM blink enable BE = 0b: CGRAM blink disable (POR)
	X	1	0	0	0	0	0	1	*	N	BE	RE (1)	REV	Extension register, RE ("1")  Reverse bit  REV = "1": reverse display,  REV = "0": normal display (POR)



1. Funda	amen	tal Co	mma	nd Set										
							Ins	tructio	n Code					
Command	IS	RE	SD	D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0	Description
Set CGRAM Address	0	0	0	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter. (POR=00 0000)
Set DDRAM Address	0	0	0	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter. (POR=000 0000)
Set Scroll Quantity	х	1	0	0	0	1	*	SQ5	SQ4	SQ3	SQ2	SQ1	SQ0	Set the quantity of horizontal dot scroll. (POR=00 0000) Valid up to SQ[5:0] = 110000b
Read Busy Flag and Address/ Part ID	x	x	0	0	1	BF	AC6 / ID6	AC5 / ID5	AC4 / ID4	AC3 / ID3	AC2 / ID2	AC1 / ID1	ACO / IDO	Can be known whether during internal operation or not by reading BF. The contents of address counter or the part ID can also be read. When it is read the first time, the address counter can be read. When it is read the second time, the part ID can be read.  BF = "1": busy state BF = "0": ready state
Write Data	х	х	0	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM / CGRAM).
Read Data	х	х	0	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM / CGRAM).

2. Exte	nded	Comr	mand	Set											
							I	nstruct	ion Co	de					
Command	IS	RE	SD	D/C#	R/W# (WR#)	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Description
Function Selection A	X X	1	0	0 1	0	71 A[7:0]	0 A <sub>7</sub>	1 A <sub>6</sub>	1 A <sub>5</sub>	1 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>	A[7:0] = 00h, Disable internal VDD regulator at 5V I/O application mode A[7:0] = 5Ch, Enable internal VDD regulator at 5V I/O application mode (POR)
Function Selection B	XX	1	0 0	0 1	0 0	72	0 *	1 *	1 *	1 *	0 ROM 1	O ROM O	1 OPR 1	O OPR O	OPR[1:0]: Select the character no. of character generator  OPR[1:
OLED Characteriza tion	X	1	Х	0	0	78/79	0	1	1	1	1	0	0	SD	Extension Register, SD SD=0b: OLED Command set is disabled (POR) SD=1b: OLED Command set is enabled.



3. OLED	Com	mand	Set												
								Instruc	tion Co	de					
Command	IS	RE	SD	D/C #	R/W# (WR#)	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Description
Set Contrast Control	x x	1	1	0	0	81 A[7:0]	1 A <sub>7</sub>	0 A <sub>6</sub>	0 A <sub>5</sub>	0 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>	Double byte command to select 1 out of 256 contrast steps. Contrast increases as the value increases.  (POR = 7Fh)
Set Display Clock Divide Ratio / Oscillator Frequency	X	1 1	1 1	0 0	0 0	D5 A[7:0]	1 A <sub>7</sub>	1 A <sub>6</sub>	0 A <sub>5</sub>	1 A <sub>4</sub>	0 A <sub>3</sub>	1 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>	A[3:0]: Define the divide ratio {D) of the display clocks (DCLK) divide ratio = A[3:0] + 1 (POR=0000b) A[7:4]: Set the Oscillator Frequency, FOSC. Oscillator Frequency increases with the value of A[7:4] and vice versa. (POR=0111b) Range:0000b~1111b Frequency increases as setting value increases.
Set Phase Length	X X	1 1	1 1	0	0	D9 A[7:0]	1 A <sub>7</sub>	1 A <sub>6</sub>	0 A <sub>5</sub>	1 A <sub>4</sub>	1 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>	A[3:0]: Phase 1 period of up to 32 DCLK; clock 0 is an valid entry with 2 DCLK (POR=1000b) A[7:4]: Phase 2 period of up to 15 DCLK; clock 0 is invalid entry (POR=0111b)
Set SEG Pins Hardware Configuration	X	1 1	1 1	0	0	DB A[6:4]	1 0	1 A <sub>6</sub>	0 A <sub>5</sub>	1 A <sub>4</sub>	1 0	0	1 0	1 0	A[6:4] Hex Code   VcoMH Deselect level    000b   00h   ~0.65 x   Vcc    001b   10h   ~0.71 x   Vcc    010B   20h   ~0.77 x   Vcc   (POR)    011   30h   ~0.83 x   Vcc    100b   40h   1 x Vcc



1. OLED	Com	mand	Set													
					ı	ı		Instruc	tion Co	de	1					
Command	IS	RE	SD	D/C #	R/W# (WR#)	Hex	D7	D6	D5	D4	D3	D2	D1	D0	De	escription
	Х	1	1	0	0	DC	1	1	0	1	1	1	0	0	Set VSL &	GPIO
	Х	1	1	0	0	A[7:0]	A <sub>7</sub>	A <sub>6</sub>	<b>A</b> <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		Internal VSL (POR) Enable external VSL
Function Selection C															pir (al: (al:0]= 01 pir A[1:0]= 10 pir A[1:0]= 11	ob represents GPIO I HiZ, input disabled ways read as low) Lb represents GPIO I HiZ, input enabled ob represents GPIO I output Low (RESET) Lb represents GPIO I output High
	X	1	1	0 0	0	23 A[5:0]	0	0	1 A <sub>5</sub>	0 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	1 A <sub>1</sub>	1 A <sub>0</sub>		Ob Disable Fade Out Mode[RESET]
	^	1	1	U	U	A[3.0]			A5	<i>A</i> 4	A3	A2	A <sub>1</sub>	Α0	A[5:4] = 1 mode. On enabled, o gradually Output fo	Ob Enable Fade Out ce Fade Mode is contrast decrease to all pixels OFF. llows RAM content e mode is disabled.
Set Fade Out and Blinking															mode. On enabled, o gradually then cont gradually This proce	sly until the Blinking
															A[3:0] : Se each fade	t time interval for step
															A[3:0]	Time interval of for each fade step
															0000b	8 Frames
															0001b	16 Frames
															0010b	24 Frames
															:	:
															1110b	120 Frames
1															1111b	128 Frames




# **Timing Characteristics**

### **6800-Series Parallel Interface:**


Symbol	Parameter	Min	Тур	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time (write cycle)	400	-	-	ns
t <sub>AS</sub>	Address Setup Time	13	-	-	ns
t <sub>AH</sub>	Address Hold Time	17	-	-	ns
t <sub>CS</sub>	Chip Select Time	0	-	-	ns
t <sub>CH</sub>	Chip Select Hold Time	0	-	-	ns
t <sub>DSW</sub>	Write Data Setup Time	35	-	-	ns
t <sub>DHW</sub>	Write Data Hold Time	18	-	-	ns
t <sub>DHR</sub>	Read Data Hold Time	13	-	-	ns
tон	Output Disable Time	10	-	90	ns
tacc	Access Time (RAM)			125	ns
	Access Time (command)	-	-	123	115
$PW_{CSL}$	Chip Select Low Pulse Width (read RAM)	250	-	-	ns
	Chip Select Low Pulse Width (read Command)	250	-	-	ns
	Chip Select Low Pulse Width (write)	50	-	-	ns
PW <sub>CSH</sub>	Chip Select High Pulse Width (read)	155	-	-	ns
	Chip Select High Pulse Width (write)	55	-	-	ns
$t_R$	Rise Time	-	-	15	ns
t <sub>F</sub>	Fall Time	-	-	15	ns

### Condition 1: /CS low pulse width > E high pulse width






### Condition 2: /CS low pulse width < E high pulse width






### 8080-Series Parallel Interface:

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time (write cycle)	400	-	-	ns
t <sub>AS</sub>	Address Setup Time	13	-	-	ns
t <sub>AH</sub>	Address Hold Time	17	-	-	ns
t <sub>CS</sub>	Chip Select Time	0	-	-	ns
tcsн	Chip Select hold time to read signal	0	-	-	ns
t <sub>DSW</sub>	Write Data Setup Time	35	-	-	ns
t <sub>DHW</sub>	Write Data Hold Time	18	-	-	ns
t <sub>DHR</sub>	Read Data Hold Time	13	-	-	ns
tон	Output Disable Time	10	-	70	ns
tacc	Access Time (RAM)			125	ns
	Access Time (command)	-	-	125	ns
PW <sub>CSL</sub>	Chip Select Low Pulse Width (read RAM) - tPWLR	250	-	-	ns
	Chip Select Low Pulse Width (read Command) - tpwlr	250	-	-	ns
	Chip Select Low Pulse Width (write) - t <sub>PWLW</sub>	50	-	-	ns
PW <sub>CSH</sub>	Chip Select High Pulse Width (read) - tpwhr	155	-	-	ns
	Chip Select High Pulse Width (write) - t <sub>PWHW</sub>	55	-	-	ns
t <sub>R</sub>	Rise Time	-	-	15	ns
t <sub>F</sub>	Fall Time	-	-	15	ns








### **Serial Interface:**


Symbol	Parameter	Min	Тур	Max	Unit
tc	Serial Clock Cycle Time	1	-	20	μs
t <sub>R</sub> , t <sub>F</sub>	Serial clock rise/fall time	-	-	15	ns
tw	Serial clock width (high, low)	400	-	-	ns
t <sub>su1</sub>	Chip select setup time	60	-	-	ns
t <sub>h1</sub>	Chip select hold time	20	-	-	ns
t <sub>su2</sub>	Serial input data setup time	200	-	-	ns
t <sub>h2</sub>	Serial input data hold time	TBD	-	-	ns
t <sub>D</sub>	Serial output data delay time	-	-	TBD	ns
t <sub>DH</sub>	Serial output data hold time	10	-	70	ns





### I<sup>2</sup>C Interface:

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	2.5	-	-	μs
t <sub>HSTART</sub>	Start Condition Hold Time	0.6	-	-	μs
t <sub>HD</sub>	Data Hold Time (for "SDA <sub>OUT</sub> " pin)	5	-	-	ns
	Data Hold Time (for "SDA <sub>IN</sub> " pin)	300	-	-	ns
t <sub>SD</sub>	Data Setup Time	100	-	-	ns
<b>t</b> sstart	Start condition setup time (Only for a repeated Start Condition)	0.6	-	-	μs
<b>t</b> SSTOP	Stop condition Setup Time	0.6	-	-	μs
t <sub>R</sub>	Rise Time for data and clock pin	-	-	300	ns
t <sub>F</sub>	Fall Time for data and clock pin	-	-	300	ns
tidle	Idle Time before a new transmission can start	1.3	-	-	μS





## **Built-in Font Tables**

### ROM A (ROM[1:0] = [0:0])

NO			ıլı.o	J L'	.0]	<u>'</u>	I	ı	T	Ι			I		1	
551-0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000					Ħ		ä				K					
0001.		•											¥			
0010								*	×							
0011.													Ĭ			
01.00		8						t.	4	-#-		M			Ħ	
0101		*	Ž											ř	H	
01.10		₩,	器			Ņ		V			I		Ě		ď	
01.11					Ħ			W			i		뿚		탪	
1000		ĸ.	Ç			X		×	ä							Ħ
1001		٠,				Ÿ						X	Ħ			
1010			¥						8	Ç					H	
1011					2			Ħ		2	X		吕		Ħ	N
1100				Ç						×	Z					
1101		Ť			•	ä	¥				Ï		I	#		Ø
1110		Ÿ		Ž			I			×			¥	Ï	H	H
1111			Z							w	별		8		Ħ	



### ROM B (ROM[1:0] = [0:1])

RO	м в (	ROM	1[1:0	] = [	U:1] )											
67~4 55~0	0000	0001	CO10	0011	oico	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
6000					×											
COG1,														Ž	Ħ	
6010			H	Z							Ë	#	Ħ	è	盟	
0011										Ž			뿔		崖	
0100										Ü			뿔		뽀	
0101		ä	Ž				墨			2			별		별	
01.10			×			V		V	盟							
Ø1.11							E	Ū	Ħ		ä			X		
1000		X	C			8		X			Ë				盟	
1001			2			Y			Ĭ					Ü	Ħ	
1919		7		##			Ħ		2						H	
1011					8								Ħ		Ħ	
1100			:	Š		N					Ĭ					
1101							Ï	B			ğ			Ĭ		
1110				>		Ě										
1111			Z					Ħ								



### ROM C ( ROM[1:0] = [1:0] )

KU	М С (	, ICO	1[ 1.0	J – L.	,											
55~0 55~0	0000	0001	CO10	9011	eico	0101	0110	Dhii	1000	1001	1010	1011	1iCO	1101	1110	1111
6003	I													<b></b>	뵱	
0001											X				1	
00.10	X	Ħ	Ħ	Z				*					I	X	Ħ	
00.11										ä			Ħ		H	
0100									Ħ		ķ,			ľ		
0101	ï	Z	Ž							ä						
01,10	<u>u</u>		器			V		V		×						
01.11								W					Ø			X
1000			Ó			2	7	×	H		4		盟		¥	
1001			)			Y			H						Ħ	
1010		B	H	##									I		豐	
1011		Ĭ		#	2		8	ŧ							Ĕ	æ
1100		H	÷	Š					Ĭ	Ĭ				7	×	8
1101	H						I	Ž	i			Z	2		Ħ	
1110	K		+	Ž		ř	I		¥				I	··	8	
1111		I	Z	H	ı			÷	豐	ä	Į		B		Ü	



### **Example Program Code**

```
void command(char i)
         CS=0;
                          //chip select LOW - active
                          //data on port
         P1 = i;
         D_C = 0;
                          //data/command select LOW - command
         R_W = 0;
                          //read/write select LOW - write
         E = 1;
                          //enable HIGH
                          //delay
         delayms(1);
         E = 0;
                          //enable LOW - data latched
}
void data(char i)
         C_S = 0;
                          //chip select LOW - active
                          //data on port
         P1 = i;
         D_C = 1;
                          //data/command select HIGH - data
                          //read/write select LOW - write
         R_{W} = 0;
         E = 1;
                          //enable HIGH
         delayms(1);
                          //delay
                          //enable LOW - data latched
         E = 0;
}
void output()
         int i;
         command(0x01);
                                   //clear display
         command(0x02);
                                   //return home
        for(i=0;i<20;i++)
        {
                 data(0x1F);
                                   //write solid blocks
         command(0xA0);
                                   //line 2
         for(i=0;i<20;i++)
                 data(0x1F);
                                   //write solid blocks
        }
         command(0xC0);
                                   //line 3
        for(i=0;i<20;i++)
        {
                 data(0x1F);
                                  //write solid blocks
         command(0xE0);
                                   //line 4
        for(i=0;i<20;i++)
        {
                                   //write solid blocks
                 data(0x1F);
        }
}
```

```
RES = 1;
                                 //reset HIGH - inactive
        delayms(1);
                                 //delay
        command(0x2A);
                                 //function set (extended command set)
        command(0x71);
                                 //function selection A
        data(0x00);
                                 // disable internal VDD regulator (2.8V I/O). data(0x5C) = enable regulator (5V I/O)
                                 //function set (fundamental command set)
        command(0x28);
        command(0x08);
                                 //display off, cursor off, blink off
        command(0x2A);
                                 //function set (extended command set)
        command(0x79);
                                 //OLED command set enabled
        command(0xD5);
                                 //set display clock divide ratio/oscillator frequency
        command(0x70);
                                 //set display clock divide ratio/oscillator frequency
                                 //OLED command set disabled
        command(0x78);
        command(0x09);
                                 //extended function set (4-lines)
        command(0x06);
                                 //COM SEG direction
        command(0x72);
                                 //function selection B
        data(0x00);
                                 //ROM CGRAM selection
        command(0x2A);
                                 //function set (extended command set)
        command(0x79);
                                 //OLED command set enabled
        command(0xDA);
                                 //set SEG pins hardware configuration
        command(0x10);
                                 //set SEG pins hardware configuration
        command(0xDC);
                                 //function selection C
        command(0x00);
                                 //function selection C
        command(0x81);
                                 //set contrast control
        command(0x7F);
                                 //set contrast control
        command(0xD9);
                                 //set phase length
        command(0xF1);
                                 //set phase length
        command(0xDB);
                                 //set VCOMH deselect level
        command(0x40);
                                 //set VCOMH deselect level
        command(0x78);
                                 //OLED command set disabled
        command(0x28);
                                 //function set (fundamental command set)
        command(0x01);
                                 //clear display
        command(0x80);
                                 //set DDRAM address to 0x00
        command(0x0C);
                                 //display ON
        delayms(100);
                                 //delay
}
void main(void)
        init();
        while(1)
        {
                output();
                delayms(2000);
        }
}
```



## **Quality Information**

Test Item	Content of Test	Test Condition	Note
High Temperature storage	Test the endurance of the display at high storage temperature.	+90°C , 240hrs	2
Low Temperature storage	Test the endurance of the display at low storage temperature.	-40°C , 240hrs	1,2
High Temperature Operation	Test the endurance of the display by applying electric stress (voltage & current) at high temperature.	+85°C 240hrs	2
Low Temperature Operation	Test the endurance of the display by applying electric stress (voltage & current) at low temperature.	-40°C , 240hrs	1,2
High Temperature / Humidity Operation	Test the endurance of the display by applying electric stress (voltage & current) at high temperature with high humidity.	+60°C, 90% RH, 240hrs	1,2
Thermal Shock resistance	Test the endurance of the display by applying electric stress (voltage & current) during a cycle of low and high temperatures.	-40°C,30min -> 25°C,5min -> 85°C,30min = 1 cycle 100 cycles	
Vibration test	Test the endurance of the display by applying vibration to simulate transportation and use.	10-22Hz , 1.5mm amplitude. 22-500Hz, 1.5G 30min in each of 3 directions X,Y,Z	3
Static electricity test	Test the endurance of the display by applying electric static discharge.	$V_S$ =800V, $R_S$ =1.5k $\Omega$ , $C_S$ =100pF One time	

**Note 1:** No condensation to be observed.

**Note 2:** Conducted after 2 hours of storage at 25°C, 0%RH.

**Note 3:** Test performed on product itself, not inside a container.

#### **Evaluation Criteria:**

- 1: Display is fully functional during operational tests and after all tests, at room temperature.
- 2: No observable defects.
- 3: Luminance >50% of initial value.
- 4: Current consumption within 50% of initial value