# INTRODUCTION TO REVERSIBLE LOGIC SYNTHESIS



**Robert Wille** 

Johannes Kepler University Linz, Austria robert.wille@jku.at

#### **FURTHER READING**

■ Good overview (state-of-the-art report of the COST Action): https://github.com/COST-IC1405/wg3-soar-report/blob/master/README.md

#### ■ Embedding

Embedding of Large Boolean Functions for Reversible Logic, JETC 2016

Make It Reversible: Efficient Embedding of Non-reversible Functions. DATE 2017

#### ■ Transformation-based Synthesis

A Transformation Based Algorithm for Reversible Logic Synthesis, DAC 2003 A fast symbolic transformation based algorithm for reversible logic synthesis, RC 2016.

#### **■** BDD-based Synthesis

BDD-based Synthesis of Reversible Logic for Large Functions, DAC 2009

#### ■ One-pass Synthesis

One-pass Design for Reversible Circuits: Combining Embedding and Synthesis for Reversible Logic, TCAD 2017

#### ■ QMDD Data-structure

QMDDs: Efficient Quantum Function Representation and Manipulation, TCAD 2016 Implementation available at http://www.informatik.uni-bremen.de/agra/eng/qmdd.php

#### ■ SyReC HDL

SyReC: A Hardware Description Language for the Specification and Synthesis of Reversible Circuits, INTEGRATION 2016



### **OUTLINE**

■ What is Reversible Logic?

■ Why Reversible Logic? → Tomorrow (Applications)


■ How to Design of Reversible Logic?

■ What's Next?



#### **ALTERNATIVE: REVERSIBLE LOGIC**


- Computations are reversible (bijective)
  - ☐ Same number of inputs/outputs
  - ☐ 1:1 mapping





### **REVERSIBLE CIRCUITS**

- Fanout and feedback not directly allowed
- Cascade of reversible gates





### **OUTLINE**

- What is Reversible Logic?
- Why Reversible Logic? → Tomorrow (Applications)
- **■** How to Design of Reversible Logic?
- What's Next?

### **HOW TO DESIGN REVERSIBLE LOGIC?**

#### **Embedding**

Establish unique I/O mapping

 $f:B^n \rightarrow B^m$  to be synthesized



#### THE EMBEDDING PROBLEM

■ How to describe conventional logic?

C <sub>in</sub>	X	У	C <sub>out</sub>	sum	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	0	1	?
1	0	1	1	0	1
1	1	0	1	0	?
1	1	1	1	1	1

 $\blacksquare$  Adding  $\lceil \log M \rceil$  outputs where M is the largest number of equal output patterns

## THE EMBEDDING PROBLEM

a	C <sub>in</sub>	X	У	C <sub>out</sub>	sum	<b>9</b> <sub>1</sub>	g <sub>2</sub>
0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	1	0	0	0
0	1	0	0	0	1	1	0
0	1	0	1	1	0	0	1
0	1	1	0	1	0	1	0
0	1	1	1	1	1	0	0
1	0	0	0	0	0	0	1
1	0	0	1	0	0	1	0
1	0	1	0	0	0	1	1
1	0	1	1	0	1	1	1
1	1	0	0	1	0	1	1
1	1	0	1	1	1	0	1
1	1	1	0	1	1	1	0
1	1	1	1	1	1	1	1



### **HOW TO DESIGN REVERSIBLE LOGIC?**

#### **Embedding**

Establish unique I/O mapping

 $f:B^k \rightarrow B^k$  (embeddded)

#### **Synthesis**


Realize circuit for reversible function

 $f:B^n \rightarrow B^m$  to be synthesized



## **SYNTHESIS**


line	input	output	$1^{st}$ step	$2^{nd}$ step	$3^{rd}$ step
(i)	abcd	abcd	abcd	abcd	abcd
0	0000	0000	0000	0000	0000
1	0001	0111	01 <b>0</b> 1	0 <b>0</b> 01	0001
2	0010	0110	0110	0110	0010
3	0011	1001	10 <b>1</b> 1	1 <b>1</b> 11	<b>10</b> 11
4	0100	0100	0100	0100	0100
5	0101	1011	10 <b>0</b> 1	1 <b>1</b> 01	1101
6	0110	1010	1010	1010	1 <b>1</b> 10
7	0111	1101	11 <b>1</b> 1	1 <b>0</b> 11	1 <b>1</b> 11
8	1000	1000	1000	1000	1000
9	1001	1111	11 <b>0</b> 1	1 <b>0</b> 01	1001
10	1010	1110	1110	1110	1 <b>0</b> 10
11	1011	0001	00 <b>1</b> 1	0 <b>1</b> 11	O <b>0</b> 11
12	1100	1100	1100	1100	1100
13	1101	0011	00 <b>0</b> 1	0 <b>1</b> 01	0101
14	1110	0010	0010	0010	0 <b>1</b> 10
15	1111	0101	01 <b>1</b> 1	O <b>0</b> 11	0 <b>1</b> 11





## **SYNTHESIS**

line	input	output	$6^{th}$ step
(i)	abcd	abcd	abcd
0	0000	0000	0000
1	0001	0111	0001
2	0010	0110	0010
3	0011	1001	0011
4	0100	0100	0100
5	0101	1011	0101
6	0110	1010	<b>0</b> 110
7	0111	1101	<b>0</b> 111
8	1000	1000	1000
9	1001	1111	1001
10	1010	1110	1010
11	1011	0001	1011
12	1100	1100	1100
13	1101	0011	1101
14	1110	0010	<b>1</b> 110
15	1111	0101	<b>1</b> 111





#### **HOW TO DESIGN REVERSIBLE LOGIC?**

#### **Embedding**

Establish unique I/O mapping

 $f:B^k \rightarrow B^k$  (embeddded)

#### **Synthesis**

Realize circuit for reversible function

#### **Direct Synthesis**


Realize circuit for arbitrary function



to be synthesized

f:B<sup>n</sup> →B<sup>m</sup>

## **DIRECT SYNTHESIS**





## **HOW TO DESIGN REVERSIBLE LOGIC?**

#### **Embedding**

Establish unique I/O mapping

 $f:B^k \rightarrow B^k$  (embeddded)

#### **Synthesis**

Realize circuit for reversible function

#### **Direct Synthesis**

Realize circuit for arbitrary function

#### **HDL-based Synthesis**

Realize circuit for reversible HDL



to be synthesized

f:Bn →Bm

## **HDL-BASED SYNTHESIS**

■ Reversible assignment operations

$$a=4$$


$$a + = 5$$

$$a=9$$

■ Binary operations

$$a=4 b=5 c=0$$
 $c+=a*b$ 
 $a=4 b=5 c=20$ 


## **HDL-BASED SYNTHESIS**



#### **OUTLINE**

- What is Reversible Logic?
- Why Reversible Logic? → Tomorrow (Applications)
- How to Design of Reversible Logic?
- **■** What's Next?

## **SUMMARY: DESIGN OF REVERSIBLE CIRCUITS**





#### **ONE-PASS SYNTHESIS**

**■** Example: Transformation-based Synthesis

line	input	output
(i)	xy	xy
0	00	00
1	01	01
2	10	10
3	11	1 <b>1</b>

$$b_x = 0 \qquad b'_x$$


$$x \qquad y \qquad y'$$



- Modify function if problem occurs

  □ Store changes on buffer line
  - ☐ Store changes on buffer line
- Revert changes after synthesis□ One gate for each buffer line
- Can be applied to many different synthesis approaches!

#### **SUMMARY: DESIGN OF REVERSIBLE CIRCUITS**




■ Alternative data-structures?



#### REPRESENTATION OF REVERSIBLE FUNCTIONS

Quantum Multiple-valued Decision Diagrams
 (publicly available at http://www.informatik.uni-bremen.de/agra/eng/qmdd.php)






#### **ADJUSTED DESIGN OF REVERSIBLE CIRCUITS**

- Work with permutation matrices!
  - ☐ Suitable representation for reversible functionality
  - ☐ Can efficiently be represented and manipulated using QMDDs



## **EXAMPLE: DETERMINATION OF #GARBAGE**

- Determine the number of garbage outputs
  - ☐ Counting the number of 1's in all rows
  - ☐ Equal to multiplying matrix M with transposition of M




(a) *M* 




## **EXAMPLE: DETERMINATION OF #GARBAGE**

- Determine the number of garbage outputs
  - ☐ Counting the number of 1's in all rows
  - ☐ Equal to multiplying matrix M with transposition of M



## **QMDDS: FURTHER APPLICATIONS**

- Embedding
- Synthesis
- Verification
- Simulation
- **.**..





#### **SUMMARY: DESIGN OF REVERSIBLE CIRCUITS**

*f:B"→B™* to be synthesized

#### **Embedding**

Establish unique I/O mapping

## *f:B<sup>k</sup> →B<sup>k</sup>* (embedded)

#### **Functional Synthesis**

Realize circuit for reversible function

#### **One-Pass Synthesis**

Conduct both tasks in a single step

#### **Structural/Hierarchical Synthesis**

- Map function to reversible circuit
- Application of further data-structures such as QMDDs


#### **HDL-based Synthesis**

Realize circuit for reversible HDL



## **HDL-BASED SYNTHESIS**

■ Distinction between reversible assignment operations and binary operations




#### **GENERAL OBSERVATIONS**

- Reversible HDL descriptions are inherently reversible
- → There must be a reversible circuit with zero additional lines realizing the described functionality



## **SEQUENCE OF STATEMENTS**

- Consider a sequence of three statements
- Assume their realization requires 1, 6, and 4 additional lines



→ Focus on optimizing the realization of the "largest" statement!

## SIMPLE OPTIMIZATION

$$a += ((b \& c) + ((d * e) - f))$$


- Intermediate results of the inner expressions must be buffered
- Considering 32-bit signals, this requires 96 circuit lines
- Plus 32 circuit lines to buffer the result of the outer expression
- $\rightarrow$  128 circuit lines in total

$$a += (b \& c);$$
  
 $a += (d * e);$   
 $a -= f;$ 

- Binary operations are applied separately with an assignment operation.
- Hence, no more than 32 circuit lines are needed to buffer the intermediate results

### **GENERAL OBSERVATIONS**

- Reversible HDL descriptions are inherently reversible
- → There must be a reversible circuit with zero additional lines realizing the described functionality
- Thus far: The realization of the assignment and the expression is considered separately



→ Not possible for each combination of assignment/expr.

#### REVERSIBLE HDL-BASED SYNTHESIS

- Scalable synthesis of efficient circuits is THE big challenge in reversible circuit design
- Does not necessarily require a fully-fledged HDL-synthesizer
- Not so much about generating building blocks, but using/combining them in a clever fashion
- Use of techniques from compiling, term re-writing, etc.



#### **SUMMARY: DESIGN OF REVERSIBLE CIRCUITS**

r:B"→B"'' to be synthesized

#### **Embedding**

Establish unique I/O mapping

## *f:B<sup>k</sup> →B<sup>k</sup>* (embedded)

#### **Functional Synthesis**

Realize circuit for reversible function

#### **One-Pass Synthesis**

Conduct both tasks in a single step

#### **Structural/Hierarchical Synthesis**

- Map function to reversible circuit
- Application of further data-structures such as QMDDs

#### **HDL-based Synthesis**

- Realize circuit for reversible HDL
- Towards HDL-based synthesis without additional circuit lines

