
Hierarchical Reversible Logic Synthesis

Mathias Soeken


Integrated Systems Laboratory, EPFL, Switzerland


mathias.soeken@epfl.ch msoeken.github.io msoeken/cirkit download slides
















Single-target


Multiple-controlled Toffoli




Single-target




Multiple-controlled Toffoli





Single-target



Multiple-controlled Toffoli

Full adder

Reversible synthesis classification

| | line opt. | gate opt. | nonreversible func. | reversible func. |
|------------|--------------|--------------|---|---|
| | ~ | • | | SAT-based Enumerative |
| functional | ~ | × | | Transformation-based Cycle-based Decomposition-based Metaheuristic Greedy |
| structural | × | × | CESOP-based CENTRAL Hierarchical CENTRAL Building block | |

$$f(x_1, x_2, x_3, x_4) = [(x_4x_3x_2x_1)_2 \text{ is prime}]$$

= $\bar{x}_4\bar{x}_3x_2 \lor \bar{x}_4x_3x_1 \lor x_4\bar{x}_3x_2x_1 \lor x_4x_3\bar{x}_2x_1$

$$f(x_1, x_2, x_3, x_4) = [(x_4x_3x_2x_1)_2 \text{ is prime}]$$


$$= \bar{x}_4\bar{x}_3x_2 \lor \bar{x}_4x_3x_1 \lor x_4\bar{x}_3x_2x_1 \lor x_4x_3\bar{x}_2x_1$$

$$= x_4x_2x_1 \oplus x_3x_1 \oplus \bar{x}_4\bar{x}_3x_2$$


$$f(x_1, x_2, x_3, x_4) = [(x_4x_3x_2x_1)_2 \text{ is prime}]$$

$$= \bar{x}_4\bar{x}_3x_2 \lor \bar{x}_4x_3x_1 \lor x_4\bar{x}_3x_2x_1 \lor x_4x_3\bar{x}_2x_1$$

$$= x_4x_2x_1 \oplus x_3x_1 \oplus \bar{x}_4\bar{x}_3x_2$$




$$\begin{split} f\big(x_1, x_2, x_3, x_4\big) &= [(x_4 x_3 x_2 x_1)_2 \text{ is prime}] \\ &= \bar{x}_4 \bar{x}_3 x_2 \vee \bar{x}_4 x_3 x_1 \vee x_4 \bar{x}_3 x_2 x_1 \vee x_4 x_3 \bar{x}_2 x_1 \\ &= x_4 x_2 x_1 \oplus x_3 x_1 \oplus \bar{x}_4 \bar{x}_3 x_2 \end{split}$$



$$\begin{split} f_1 &= \left[3 \mid (x_4 x_3 x_2 x_1)_2 \right] \\ &= \bar{x}_1 \bar{x}_2 x_3 \oplus \bar{x}_1 \bar{x}_4 \oplus x_1 \bar{x}_3 x_4 \oplus \\ &\qquad \qquad x_1 x_2 x_4 \oplus x_2 \bar{x}_3 \bar{x}_4 \\ f_2 &= \left[(x_4 x_3 x_2 x_1)_2 \text{ is prime} \right] \end{split}$$

$$\begin{split} f\big(x_1, x_2, x_3, x_4\big) &= [(x_4 x_3 x_2 x_1)_2 \text{ is prime}] \\ &= \bar{x}_4 \bar{x}_3 x_2 \vee \bar{x}_4 x_3 x_1 \vee x_4 \bar{x}_3 x_2 x_1 \vee x_4 x_3 \bar{x}_2 x_1 \\ &= x_4 x_2 x_1 \oplus x_3 x_1 \oplus \bar{x}_4 \bar{x}_3 x_2 \end{split}$$



 X_1 X_2 X_3 X_4 X_4

 $X_1 X_2 X_4 \oplus X_2 \overline{X}_3 \overline{X}_4$


 $f_2 = [(x_4x_3x_2x_1)_2 \text{ is prime}]$

 $f_1 = [3 \mid (x_4x_3x_2x_1)_2]$

 $= \bar{x}_1 \bar{x}_2 x_3 \oplus \bar{x}_1 \bar{x}_4 \oplus x_1 \bar{x}_3 x_4 \oplus$


XMG-based synthesis

- ► XMG consists of XOR gates with 2 inputs and MAJ gates with 3 inputs
- ► MAJ gates with constant input can represent AND and OR gates
- Edges can be complemented (dashed lines in graph)



RevKit: dxs

XMG-based synthesis



Goal: Automatically synthesizing large Boolean functions into Clifford+T networks of reasonable quality (qubits and T-count)

Goal: Automatically synthesizing large Boolean functions into Clifford+T networks of reasonable quality (qubits and T-count)

Algorithm: LUT-based hierarchical reversible synthesis (LHRS)

 Represent input function as classical logic network and optimize it

Goal: Automatically synthesizing large Boolean functions into Clifford+T networks of reasonable quality (qubits and T-count)

Algorithm: LUT-based hierarchical reversible synthesis (LHRS)

- Represent input function as classical logic network and optimize it
- 2. Map network into k-LUT network

Goal: Automatically synthesizing large Boolean functions into Clifford+T networks of reasonable quality (qubits and T-count)

Algorithm: LUT-based hierarchical reversible synthesis (LHRS)

- Represent input function as classical logic network and optimize it
- 2. Map network into k-LUT network
- 3. Translate *k*-LUT network into reversible network with *k*-input single-target gates

Goal: Automatically synthesizing large Boolean functions into Clifford+ \mathcal{T} networks of reasonable quality (qubits and \mathcal{T} -count)

Algorithm: LUT-based hierarchical reversible synthesis (LHRS)

- Represent input function as classical logic network and optimize it
- 2. Map network into k-LUT network
- 3. Translate *k*-LUT network into reversible network with *k*-input single-target gates
- 4. Map single-target gates into Clifford+ T networks

Goal: Automatically synthesizing large Boolean functions into Clifford+ \mathcal{T} networks of reasonable quality (qubits and \mathcal{T} -count)

Algorithm: LUT-based hierarchical reversible synthesis (LHRS)



- Represent input function as classical logic network and optimize it
- 2. Map network into k-LUT network
- 3. Translate *k*-LUT network into reversible network with *k*-input single-target gates
- 4. Map single-target gates into Clifford+ T networks

Goal: Automatically synthesizing large Boolean functions into Clifford+T networks of reasonable quality (qubits and T-count)

Algorithm: LUT-based hierarchical reversible synthesis (LHRS)



- 1. Represent input function as classical logic network and optimize it
- 2. Map network into k-LUT network
- 3. Translate *k*-LUT network into reversible network with *k*-input single-target gates
- 4. Map single-target gates into Clifford+ T networks

Goal: Automatically synthesizing large Boolean functions into Clifford+T networks of reasonable quality (qubits and T-count)

Algorithm: LUT-based hierarchical reversible synthesis (LHRS)

alg. conv. alg

- 1. Represent input function as classical logic network and optimize it
- 2. Map network into k-LUT network
- 3. Translate *k*-LUT network into reversible network with *k*-input single-target gates
- 4. Map single-target gates into Clifford+ T networks

Goal: Automatically synthesizing large Boolean functions into Clifford+T networks of reasonable quality (qubits and T-count)

Algorithm: LUT-based hierarchical reversible synthesis (LHRS)



- 1. Represent input function as classical logic network and optimize it
- 2. Map network into k-LUT network
- 3. Translate *k*-LUT network into reversible network with *k*-input single-target gates
- 4. Map single-target gates into Clifford+ T networks

RevKit: 1hrs

affects #T gates affects #qubits

LUT mapping


- ▶ Realizing a logic function or logic circuit in terms of a k-LUT logic network
- ▶ A k-LUT is any Boolean function with at most k inputs
- ▶ One of the most effective methods used in logic synthesis


LUT mapping


- ▶ Realizing a logic function or logic circuit in terms of a k-LUT logic network
- ► A *k*-LUT is any Boolean function with at most *k* inputs
- One of the most effective methods used in logic synthesis
- ► Typical objective functions are size (number of LUTs) and depth (longest path from inputs to outputs)
- ▶ Open source software ABC can generate industrial-scale mappings


LUT mapping


- ▶ Realizing a logic function or logic circuit in terms of a k-LUT logic network
- ► A *k*-LUT is any Boolean function with at most *k* inputs
- ▶ One of the most effective methods used in logic synthesis
- ► Typical objective functions are size (number of LUTs) and depth (longest path from inputs to outputs)
- Open source software ABC can generate industrial-scale mappings
- ▶ Can be used as technology mapper for FPGAs (e.g., when $k \le 7$)










































- non-output LUTs need to be uncomputed







- non-output LUTs need to be uncomputed






- non-output LUTs need to be uncomputed






- non-output LUTs need to be uncomputed
- order of LUT traversal determines number of ancillas


k-LUT network to reversible network






- **!** k-LUT corresponds to k-controlled single-target gate
- non-output LUTs need to be uncomputed
- order of LUT traversal determines number of ancillas
- ► maximum output cone determines minimum number of ancillas (if we use at most 2 single-target gates per LUT)


k-LUT network to reversible network





- k-LUT corresponds to k-controlled single-target gate
- non-output LUTs need to be uncomputed
- order of LUT traversal determines number of ancillas
- ► maximum output cone determines minimum number of ancillas (if we use at most 2 single-target gates per LUT)
- © fast mapping that generates a fixed-space skeleton for subnetwork synthesis

Single-target gate LUT mapping



Mapping problem: Given a single-target gate $T_f(X, x_t)$ (with control function f, control lines X, and target line x_t), a set of clean ancillas X_c , and a set of dirty ancillas X_d , find the best mapping into a Clifford+T network, such that all ancillas are restored to their original value.

Direct

- Direct
 - ▶ Map each control function using ESOP based synthesis

- ► Direct
 - Map each control function using ESOP based synthesis
 - ► Does not use ancillae


- Direct
 - Map each control function using ESOP based synthesis
 - Does not use ancillae
- ► LUT-based

- Direct
 - Map each control function using ESOP based synthesis
 - Does not use ancillae
- ► LUT-based
 - Map control function into smaller LUT network

- ► Direct
 - Map each control function using ESOP based synthesis
 - Does not use ancillae
- ► LUT-based
 - Map control function into smaller LUT network
 - Map small LUTs into pre-computed optimum quantum circuits

$$f(x_1, x_2, x_3, x_4) = [(x_4x_3x_2x_1)_2 \text{ is prime}]$$

= $\bar{x}_4\bar{x}_3x_2 \lor \bar{x}_4x_3x_1 \lor x_4\bar{x}_3x_2x_1 \lor x_4x_3\bar{x}_2x_1$



$$f(x_{1}, x_{2}, x_{3}, x_{4}) = [(x_{4}x_{3}x_{2}x_{1})_{2} \text{ is prime}]$$

$$= \bar{x}_{4}\bar{x}_{3}x_{2} \lor \bar{x}_{4}x_{3}x_{1} \lor x_{4}\bar{x}_{3}x_{2}x_{1} \lor x_{4}x_{3}\bar{x}_{2}x_{1}$$

$$= x_{4}x_{2}x_{1} \oplus x_{3}x_{1} \oplus \bar{x}_{4}\bar{x}_{3}x_{2}$$

$$x_{1} \longrightarrow x_{2} \longrightarrow x_{3}$$

$$x_{4} \longrightarrow x_{4} \longrightarrow x_{4}$$

$$0 \longrightarrow f(x_{1}, x_{2}, x_{3}, x_{4})$$

$$f(x_{1}, x_{2}, x_{3}, x_{4}) = [(x_{4}x_{3}x_{2}x_{1})_{2} \text{ is prime}]$$

$$= \bar{x}_{4}\bar{x}_{3}x_{2} \lor \bar{x}_{4}x_{3}x_{1} \lor x_{4}\bar{x}_{3}x_{2}x_{1} \lor x_{4}x_{3}\bar{x}_{2}x_{1}$$

$$= x_{4}x_{2}x_{1} \oplus x_{3}x_{1} \oplus \bar{x}_{4}\bar{x}_{3}x_{2}$$

$$x_{1} \longrightarrow x_{2} \longrightarrow x_{3}$$

$$x_{2} \longrightarrow x_{3} \longrightarrow x_{4} \longrightarrow x_{4}$$

$$0 \longrightarrow f(x_{1}, x_{2}, x_{3}, x_{4})$$

► Each multiple-controlled Toffoli gate is mapped to Clifford+ T

$$f(x_{1}, x_{2}, x_{3}, x_{4}) = [(x_{4}x_{3}x_{2}x_{1})_{2} \text{ is prime}]$$

$$= \bar{x}_{4}\bar{x}_{3}x_{2} \lor \bar{x}_{4}x_{3}x_{1} \lor x_{4}\bar{x}_{3}x_{2}x_{1} \lor x_{4}x_{3}\bar{x}_{2}x_{1}$$

$$= x_{4}x_{2}x_{1} \oplus x_{3}x_{1} \oplus \bar{x}_{4}\bar{x}_{3}x_{2}$$

$$x_{1} \longrightarrow x_{2} \longrightarrow x_{3}$$

$$x_{4} \longrightarrow x_{4} \longrightarrow x_{4}$$


$$0 \longrightarrow f(x_{1}, x_{2}, x_{3}, x_{4})$$


- ► Each multiple-controlled Toffoli gate is mapped to Clifford+ T
- (E) ESOP minimization tools (e.g., exorcism) optimize for cube count

LUT-based single-target gate mapping





LUT-based single-target gate mapping






LUT-based single-target gate mapping





Exploiting Boolean function classification




- ▶ Operations do not influence *T*-count of the quantum circuit
- ② All optimum circuits in an equivalence class have the same T-count

Classification of all 4-input functions

- ► All 65,356 4-input functions collapse into only 8 equivalence classes
- ► Classification simple by comparing coefficients in the function's Walsh spectrum


Classification of all 4-input functions

- ▶ All 65,356 4-input functions collapse into only 8 equivalence classes
- ► Classification simple by comparing coefficients in the function's Walsh spectrum




Classification of all 4-input functions

- ► All 65,356 4-input functions collapse into only 8 equivalence classes (all 4,294,967,296 5-input functions collapse into 48 classes)
- ► Classification simple by comparing coefficients in the function's Walsh spectrum (and auto-correlation spectrum)




The LHRS ecosystem

D arxiv.org/abs/1706.02721




The LHRS ecosystem


D arxiv.org/abs/1706.02721




The LHRS ecosystem


D arxiv.org/abs/1706.02721







$$----=--$$










? Open problem: These six rules (plus SWAP rule) are complete, i.e., one can rewrite any circuit realizing some function into any other circuit realizing the same function


- **?** Open problem: These six rules (plus SWAP rule) are complete, i.e., one can rewrite any circuit realizing some function into any other circuit realizing the same function
- ▶ Rule set has been extended to consider ancillae

Circuit rewriting: example

Circuit G₁




Circuit G_2




Circuit rewriting: example

Circuit G_1




Circuit G₂




- ► Can be used for equivalence checking to check $G_1 \equiv G_2$
- ▶ Construct circuit $G = G_2^{-1} \circ G_1$
- ► Rewrite *G* to identity

Circuit rewriting: example


Circuit G₁




Circuit G₂



- ▶ Can be used for equivalence checking to check $G_1 \equiv G_2$
- ▶ Construct circuit $G = G_2^{-1} \circ G_1$
- ► Rewrite *G* to identity




Equivalence checking of reversible circuits




Exploiting reversibility

Equivalence checking of reversible circuits







Exploiting reversibility



RevKit: rec

Equivalence checking of reversible circuits





- RevKit: rec
- ▶ Circuit is translated into a SAT formula and solved with a SAT solver
- ▶ A satisfying solution is witnessing a counter-example
- ► Solvers with support for XOR clauses allow for more natural encoding and better runtimes

Hierarchical Reversible Logic Synthesis

Mathias Soeken

Integrated Systems Laboratory, EPFL, Switzerland

mathias.soeken@epfl.ch msoeken.github.io msoeken/cirkit download slides



