

Question 4 Not answered

Question 3

Complete

0.00 points out

of 10.00

F Flag question

Points out of 10.00

Remove flag

For an S-R latch that is built by identical NOR gates, what is the expected behavior of the latch if we take the following actions: we set both input pins simultaneously, wait for a while and reset them simultaneously?

- o a. The latch continuously outputs 0.
- O b. The latch continuously outputs 1.
- o c. None of these.
- d. The latch first outputs 1 then 0 and the output value remains 0.
- e. The latch first outputs 0 then 1 and the output value remains as 1.


The correct answer is: None of these.



## Question **7**Not answered Points out of 10.00

Remove flag

Which one of the following statements is wrong for the circuits below?



- a. After setting I1=0, I2=1, both circuits output the value 0 (Q=0).
- b. After setting I1=0, and I2=0 on both circuits, the output values do not change.
- $\, \bigcirc \,$  c. Both circuits could be used to build a D-flip flop by using additional AND and NOT gates.
- d. It is unsafe to set I1=1, I2=1 on both circuits.
- e. After setting I1=1, I2=0, both circuits output the value 1 (Q=1).


## The correct answers are:

After setting I1=1, I2=0, both circuits output the value 1 (Q=1).,

After setting I1=0, I2=1, both circuits output the value 0 (Q=0).,

It is unsafe to set I1=1, I2=1 on both circuits.





## The correct answer is:

Inputs	Output
10	Q(t)
0	Q(t-1)
1	Q'(t-1)

→ T-Flip Flop,

Inputs	Output
IO	Q(t)
0	0
1	1

→ D-Flip Flop,

Ing	outs	Output
11	IO	Q(t)
0	0	Q(t-1)
0	1	0
1	0	1
1	1	-

→ S-R Latch,

Ing	outs	Output
11	Ю	Q(t)
0	0	Q(t-1)
0	1	0
1	0	1
1	1	Q'(t-1)

→ J-K Flip Flop,

Ing	outs	Output
11	Ю	Q(t)
0	0	Q(t-1)
0	1	0
1	0	Q(t-1)
1	1	1

→ D-Latch

