# Porting a safety-critical industrial application on a mixed-criticality enabled real-time operating system

#### Antonio Paolillo

Paul Rodriguez, Vladimir Svoboda, Olivier Desenfans, Joël Goossens, Ben Rodriguez, Sylvain Girbal, Madeleine Faugère, Philippe Bonnot

5th December 2017

5th International Workshop on Mixed Criticality Systems (WMC 2017)

# Joint work HIPPEROS and Thales R&T



### Mixed-criticality?



# The IMICRASAR project

Isolated MIxed CRiticality Avionics System ARchitecture


#### Goals:

create an isolated
 mixed-criticality
 hard real-time platform

platform = OS + hardware

- support of an industrial application on the platform
- results: retrieve unused CPU resource


# In short, Thales brings us two components...





# In short, Thales brings us two components...

and asks us to make a system out of it





FMS software


PPC64 platform











1. Support of the PPC64 architecture for HIPPEROS



1. Support of the PPC64 architecture for HIPPEROS



2. Port the FMS application on HIPPEROS



1. Support of the PPC64 architecture for HIPPEROS



2. Port the FMS application on HIPPEROS



3. Extend HIPPEROS with Mixed-Criticality scheduling capabilities



1. Support of the PPC64 architecture for HIPPEROS




2. Port the FMS application on HIPPEROS



3. Extend HIPPEROS with Mixed-Criticality scheduling capabilities



4. Validate the setup with experiments



1. Support of the PPC64 architecture for HIPPEROS




2. Port the FMS application on HIPPEROS



3. Extend HIPPEROS with Mixed-Criticality scheduling capabilities



4. Validate the setup with experiments



#### **Presentation Agenda**

- A. (Short) Presentation of the Thales application
- B. Description of the RTOS
- C. Description of the platform(s)
- D. Experiments

# A. The Application


- Provided by Thales as a case study

- Provided by Thales as a case study
- "Autopilot":
  - Inputs: sensors (GPS signal), database
  - Outputs: display, direction instructions

- Provided by Thales as a case study
- "Autopilot":
  - Inputs: sensors (GPS signal), database
  - Outputs: display, direction instructions
- 18 cooperating high criticality tasks with different periodicity attributes

- Provided by Thales as a case study
- "Autopilot":
  - Inputs: sensors (GPS signal), database
  - Outputs: display, direction instructions
- 18 cooperating high criticality tasks with different periodicity attributes
- Programming model: Acquisition Execution Restitution

- Provided by Thales as a case study
- "Autopilot":
  - Inputs: sensors (GPS signal), database
  - Outputs: display, direction instructions
- 18 cooperating high criticality tasks with different periodicity attributes
- Programming model: Acquisition Execution Restitution
- The sampled use case takes 90 seconds to run



## B. The Operating System

#### Context: the HIPPEROS company builds HIPPEROS OSes

- Development of the kernel started in June 2013
- Spin-off company, from Université Libre de Bruxelles, created in January 2014
- Today: ~15 people among them 5 OS developers & researchers
- The goal is to ship certifiable OSes to safety-critical software industries

- Hard real-time operating system

- Hard real-time operating system
- Embedded targets: ARMv7, ARMv8, IA32, PowerPC 64

- Hard real-time operating system
- Embedded targets: ARMv7, ARMv8, IA32, PowerPC 64
- A new micro-kernel written from scratch
  - Built for user needs, i.e. small footprint and adapted policies
  - Multi-core architecture based on an asymmetric kernel
  - Real-time model for user applications
  - MMU support and virtual address space
  - Resource sharing & IPC protocols (mutexes, semaphores, message passing, etc.)
  - Usual OS services (timers, etc.)

- Hard real-time operating system
- Embedded targets: ARMv7, ARMv8, IA32, PowerPC 64
- A new micro-kernel written from scratch
  - Built for user needs, i.e. small footprint and adapted policies
  - Multi-core architecture based on an asymmetric kernel
  - Real-time model for user applications
  - MMU support and virtual address space
  - Resource sharing & IPC protocols (mutexes, semaphores, message passing, etc.)
  - Usual OS services (timers, etc.)
- The OS is highly configurable

#### Real-time

- User processes have real-time requirements
- Determinism and bounded guarantees
- On time as opposed to fast
- Real-time scheduling policies
- Resource usage bounded and checked

#### New micro-kernel

- No "Linux legacy" or other previous mono-core design

- No "Linux legacy" or other previous mono-core design
- Design for SMP platforms

- No "Linux legacy" or other previous mono-core design
- Design for SMP platforms
- Asymmetric kernel design
  - One core for heavy scheduling operations
  - Other cores working to service tasks
  - Remote system call mechanism

- No "Linux legacy" or other previous mono-core design
- Design for SMP platforms
- Asymmetric kernel design
  - One core for heavy scheduling operations
  - Other cores working to service tasks
  - Remote system call mechanism
- Most services & drivers in user space

- No "Linux legacy" or other previous mono-core design
- Design for SMP platforms
- Asymmetric kernel design
  - One core for heavy scheduling operations
  - Other cores working to service tasks
  - Remote system call mechanism
- Most services & drivers in user space
- Multi-core IPC protocol to handle it

- No "Linux legacy" or other previous mono-core design
- Design for SMP platforms


NB: we also support FPGA :-)

- Asymmetric kernel design
  - One core for heavy scheduling operations
  - Other cores working to service tasks
  - Remote system call mechanism
- Most services & drivers in user space
- Multi-core IPC protocol to handle it

# OS Modules



# OS Modules




### OS Modules


USER SPACE



KERNEL SPACE



# In practice: build an application and deploy it on target



# Task set defines real-time behaviour and specification

- Timing parameters
- Periodicity
- Code
- Core affinities

```
- ..
```

```
<task>
 <identifier>1</identifier>
  <name>task1</name>
  <stackSize>8192</stackSize>
  <recurrence>UNIOUE</recurrence>
  <entryPoint>task1 main
  <coreAffinity>0 1</coreAffinity>
</task>
<task>
  <identifier>2</identifier>
  <name>task2</name>
  <stackSize>8192</stackSize>
  <recurrence>PERIODIC</recurrence>
 <timingInformation>
    <wcet>42000</wcet>
    <deadline>20000</deadline>
    <period>20000</period>
 </timingInformation>
  <flags>REALTIME</flags>
  <coreAffinity>0</coreAffinity>
</task>
<task>
  <identifier>3</identifier>
  <name>task3</name>
  <stackSize>8192</stackSize>
  <recurrence>SPORADIC</recurrence>
  <timingInformation>
    <offset>10000</offset>
    <wcet>57000</wcet>
    <deadline>120000</deadline>
    <period>120000</period>
  </timingInformation>
  <flags>REALTIME</flags>
 <coreAffinity>1</coreAffinity>
</task>
```

#### For more information

- Seminal paper: OSPERT 15
- We can work together
  - → HIPPEROS Academic Partner Program
  - → <u>academic@hipperos.com</u>
- Use HIPPEROS for commercial application
  - → contact us: <u>info@hipperos.com</u>
- You will soon be able to play with it for free!
  - → HIPPEROS community edition
  - → Expected release date: mid 2018
- For any information, contact me: <u>antonio.paolillo@hipperos.com</u>

#### A New Configurable and Parallel Embedded Real-time Micro-Kernel for Multi-core platforms

Aztenio Paolillo, Olivier Desenfans, Vladimir Sveboda, Jeël Goossens, Ben Rodrigues PARTS Research Center, Université Libre de Braselles, Mangagen S.A. and HIPPEROS S.A.

distron—the of the main majorig infinitions of the PLM Kornet Costs to pipeles with INFENSES 5.4. the constant on we Rud-Time Operating Systems floathy called INFENSE INE paper factors on the design and the inplementation in our rud-time auditories missiberred. It aims to addre the challenge of Glifford management of computing rooms for computing ruds time workhoods on auditors NPSeC (platfor which maintaining the bord of automate and reliability of collection systems. The objective of this paper is to present accretion of its laser architecture.

ties of its inner architecture.

I. Deteroprocessor
for the past receny years, real-time theory.

Für the part twenty years, meldene deury has sichly eigenfel den possiblist, in ear milie over an unserver plaiforms in ernbeldelt sylven. However, while this rope centre is to two years are in the literature, the silvery third outbrane of the literature is supplied without the plant of the properties of the complaints in its high sparars the precording resources one plasterns in its high sparars the precording resources over the plant of the plant of the properties of the plant of the plant

While fixes a conservative point of view these are it must retainly and prachitable solutions, there are set the be available opions in the real-time research with. officient research with a second computational power per sideous are large-size, in every of man — mechaling safety-existed systems — perts a pressure the low-level, another safety-existed systems — the solution of the conservation of the co

efficient problem for rand-tem process management.
In recent verse, offers in the excession corrective by
Limits in order to provide a real-time control of the
Limits in order to provide a real-time exceptant convenient
activation of the provide a real-time exceptant convenient
activation of the approach to two reast the categoriest to constandarding and recent almostom political, [16]. The ranadvantage of this approach to two reast the categoriest the
conditional control in approach activated the except and
considerable throughout the activation of the control
control of the control of the control of the control
control of the control of the control of the control
control of the control
control of the control of the control
control of the control
control of the control

Ideally, [...], want-case kernel overheads should be determined analytically. However, to forecorded future, this will likely not be proin complex termine such as Linux. Instead, it we be beneficial to deading our count and and provided to the complex of the contraction of functional properties.

This kind of lexued would have to be both from the ground p with hard real-time and multi-cross coveriants integrated to past off its base design principles. This would allow for implier, leave-grained measurements of the overheads introceed by different implementations of the values substants to literature has to effect. Moreover the architecture of this rest materials with an increasing number of cores to allow

In order to address the challenge of providing efficient distorect leveral implementations which will providing the state over level implementations. We that Providing the time level of assurance and relabelity of the existing into the propagation of the state of the control of the company that the control of the presentation of the latest results of the recent community cannot be replaced to the control of the control of the control of the control for the control of the control of the control of the control for the control of the control of the control of the control for the control of the control

II. System of

We started the project by developing a new kernel from some property of the property of the control of the control of the masking transported on different archivenance and platform with an arbitrary number of cores, that will be the seed of the different RIOS scholaton measured above. With such RIOS is the control of the control of the control of the RIOS and the control of the control of the control of the procedurably of endeston there quideties. It means this the

 for exalability reasons, it has a distributed asymmetric neiso-keenel architecture, reasoning that each come can exceed a local part of the keenel (the kight-recipit) and easy local operations like insight eyister call for epocess outerst we kinking to while a dedicated over reacons the heavy parts of the keenel (complex system calls, scheduling decisions, shaned messances handling, cit., all-wing the complex parts of the complex system calls.

25

# Mixed-criticality operating system?


# Mixed-criticality operating system?


# Vestal model


# Mixed-criticality operating system?


# Vestal model\*


\* actually, the elastic task model




















```
<task>
  <timingInformation>
    <offset>0</offset>
    <wcet>100000</wcet>
    <deadline>200000</deadline>
    <period>500000</period>
  </timingInformation>
</task>
```

```
<task>
  <timingInformation>
     <offset>0</offset>
                                                      (\mathcal{O}_{i}, \mathcal{C}_{i}^{\mathcal{H}I}, \mathcal{D}_{i}, \mathcal{T}_{i})
     <wcet>100000</wcet>
     <deadline>200000</deadline>
     <period>500000</period>
     <mcHigh>
        <wcetLow>25000</wcetLow>
     </mcHigh>
  </timingInformation>
</task>
```

```
<task>
  <timingInformation>
    <offset>0</offset>
                                        (O, C, D, T, 20)
    <wcet>100000</wcet>
    <deadline>200000</deadline>
    <period>500000</period>
    <mcLow>
        <periodHigh>1000000</periodHigh>
        <onModeSwitch>LET FINISH</onModeSwitch>
    </mcLow>
  </timingInformation>
</task>
```

#### Mode switch event - a low WCET overrun

```
Low tasks job instance:
                                           Tasks:
<onModeSwitch>
                                            <periodHigh>
                                              1000000
  LET FINISH
</onModeSwitch>
                                            </periodHigh>
OR
                                            OR
<onModeSwitch>
                                            <suspended/>
  KILL
                                            OR
</onModeSwitch>
                                            <unaffected/>
```

# HI task LO WCET overrun?

#### HI task LO WCET overrun?

# Global mode switch (all jobs of all cores)

# Switch back to LO mode?

#### Switch back to LO mode?

# First idle instant

# C. Evaluated platforms

# NXP T2080RDB

- QorIQ T2080 platform:
  - 4 dual-threaded e6500 cores (1.8 GHz)
  - PowerPC 64 bits architecture
- 4 GB RAM
- OS support for caches:
  - L1
  - Partitioning of L2 (≃ private)
  - No L3
  - TLB miss software handler



# **BD SABRE Lite**

- NXP i.MX 6Quad processor:
  - 4 Cortex-A9 cores (800 MHz)
  - ARMv7-A 32 bits architecture
- 1 GB RAM
- OS support for caches:
  - Private L1 enabled
  - No L2
- Not in IMICRASAR but "control board"



# D. Experiments

- Idea: how to set the LO wcet such that we balance safety and efficiency?

- Idea: how to set the LO wcet such that we balance safety and efficiency?
- Experiment execution time measurements  $\rightarrow$  approximate HI WCET bounds
  - HI WCET: 4x max observed execution time for each task

- Idea: how to set the LO wcet such that we balance safety and efficiency?
- Experiment execution time measurements  $\rightarrow$  approximate HI WCET bounds
  - HI WCET: 4x max observed execution time for each task
- Run the Thales HI application concurrently with a dummy LO application

- Idea: how to set the LO wcet such that we balance safety and efficiency?
- Experiment execution time measurements → approximate HI WCET bounds
  - HI WCET: 4x max observed execution time for each task
- Run the Thales HI application concurrently with a dummy LO application
  - Add dummy LO tasks and measure contributions
  - CPU bound, no I/O
  - Suspended when a mode switch occurs
  - No deadline miss for HI tasks (avoid HI/LO interferences)

- Idea: how to set the LO wcet such that we balance safety and efficiency?
- Experiment execution time measurements  $\rightarrow$  approximate HI WCET bounds
  - HI WCET: 4x max observed execution time for each task
- Run the Thales HI application concurrently with a dummy LO application
  - Add dummy LO tasks and measure contributions
  - CPU bound, no I/O
  - Suspended when a mode switch occurs
  - No deadline miss for HI tasks (avoid HI/LO interferences)
- Limitations:
  - partitioned fixed priority scheduling
  - no specific MC scheduler is implemented (future work)

## **Summary: evaluation scheme**

A. Measure job execution time to bound WCET

B. Run the HI use case with a LO application

### **Summary: evaluation scheme**

A. Measure job execution time to bound WCET


B. Run the HI use case with a LO application

#### Job execution time measurements


- Thales FMS application: 18 tasks
- 12 tasks have negligible execution time and/or are not periodic
- We plot the maximum observed execution time of all the jobs of each task
- Repeated 10 times, very stable measurements (small stdev)

# Job execution time measurements (max observed)

#### T2080RDB



#### SABRE Lite



#### **Observation**

# Use case uses less than 10% of the platform CPU

## **Summary: evaluation scheme**

A. Measure job execution time to bound WCET

B. Run the HI use case with a LO application
































#### **Evolution of available LO CPU time and # mode switches**

#### T2080RDB




#### SABRE Lite




## Evolution of available LO CPU time, per core

**T2080RDB** 



#### SABRE Lite




# Conclusions

#### **Conclusions**

- About the porting : no line of the original core application were modified
- Industrial use case takes less than 10% on the considered platform
- We can use the remaining 90% for LO app without compromising HI app
- Straightforward MC mode switch support at OS level
- Future work involves:
  - Fine grained control over interferences
  - Implementation of MC scheduling algorithms
  - Evaluations: non trivial LO app (memory, file systems, I/O) with compressible/incompressible
  - Typical industrial use cases

# Where is the balance?



#### Where is the balance?

