## Logic Usage Cost

## Dan Gisselquist, Ph.D.

## November 8, 2021

	iCE40	Xilinx 7
ZipBones	4-LUTs	6-LUTs
ASM	1076	617
Trap	1592	936
All instructions	2528	1486
Pipelined	3414	1933
Cached	9096	2733
Low power	9134	2743

	iCE40	Xilinx 7
ZipSystem	4-LUTs	6-LUTs
ASM	3099	1791
Trap	3668	2108
All instructions	4633	2621
Pipelined	5748	3247
Cached	11396	4215
Low power	11443	4159

	iCE40	Xilinx 7
ZipAXI-Lite	4-LUTs	6-LUTs
ASM	1450	827
Trap	2171	1197
All instructions	3022	1737
Pipelined	4015	2219

	iCE40	Xilinx 7
ZipAXI	4-LUTs	6-LUTs
ASM	1454	841
Trap	1992	1243
All instructions	2969	1675
Pipelined	3956	2231
Cached	4797	2780
Low power	4986	2938

Bus, 6-Luts	Wishbone	AXI4-Lite	AXI4
Basic (All insns)	1486	1737	1675
Pipelined	1933	2219	2231
4kB Caches, I+D	2733		2780
Low power option	2743		2938