# LSH & Microarchitecture.

### fase toffset, Addressing Mode in MIPS

In MIPS, Iw and sw use base+offset mode (or base addressing mode)

High-level code

A[2] = a;

MIPS assembly

\$s3, 8(\$s0)

Memory[\$s0 + 8]  $\leftarrow \$s3$ 

Field Values

ор	rs	rt	imm	
43	16	19	8	

imm is the 16-bit offset, which is sign-extended to 32 bits

## Immediate Addressing Mode in MZPS

In MIPS, lui (load upper immediate) loads a 16-bit immediate into the upper half of a register and sets the

lower half to 0
Or 1 (OR immediate) performs a bitwise OR
between a register and an immediate value.

It is used to assign 32-bit constants to a register.
Followed by lui to set the lower 16 bits of the

MIPS assembly

a = 0x6d5e4f3c;

High-level code

# \$s0 = a\$s0, 0x6d5e lui \$s0, 0x4f3c ori

Control Flow Instructions
Allow a program to execute out of squerce.
Conditional branches and unconditional jumps
まない方
Conditional branches are used to make decisions E.9 if-else statement.
Jumps are used to implement
Loops
Function calls

#### Conditional Branches in MPS

#### beq (Branch if Equal)

beq \$s0, \$s1, offset

4	rs	rt	offset	
6 bits	5 bits	5 bits	16 bits	

- 4 = opcode
- rs, rt = source registers
- offset = immediate or constant value
- if rs == rt
  - then PC ← PC<sup>†</sup> + sign-extend(offset) \* 4

Variations: beq, bne, blez, bgtz branch greater than zero

branch not aqual branch less than zero

The Dataflow Mock!

Von Neumenn Mock! An instruction is fetched and executed in control flow order As specified by the PC sequential unless explicit control flow instruction

Dataflow model iAn instruction is fetched and executed in obtaflow order

there is no PC

Instruction ordering specified by obtaflow of ach instruction specifies who' should be received the result

and instruction can 'five' whenever all operands are received potentially many instructions can execute at the same time.

More on Dotaflow:

In a dataflow machine, a program consists of dataflow nodes.

A dotaflow node fixes when all its inputs

are ready:

i.c. when all inputs have tokens

25A-level Track off: PC

Ri Do he pant a PC in the ISA?

Yes: control-driven, sequential execution

An instruction is executed when the PC points to

PC automatically changes sequentially cercept for

control instructions)

No: Dota-driven, Parallel exaution

An instruction is executed when all its operand values are available adotaflow

# What is Computer Architecture? - ISA+implementation definition: The science and art of

Traditional (ISA-only) definition: "The term architecture is used here to describe the attributes of a system as seen by the programmer, i.e., the conceptual structure and functional behavior as distinct from the organization of the dataflow and controls, the logic design, and the physical implementation."

Gene Amdahl, IBM Journal of R&D, April 1964

