Carry-Skip Adder Carry-LookAhead Adder Review

Chaitanya Tejaswi (214102408)

Indian Institute of Technology, Guwahati
April 15, 2022





Overview

- 1 Ideas
- 2 Carry-Ripple Adder
- 3 Carry-Skip Adder
- 4 Carry-LookAhead Adder
- **5** References

Ideas

Carry-Propagate Adders: C_{in} influences all subsequent bits. C_{out} is "Majority Gate".

$$\begin{array}{c|cccc} \mathbf{C}_{out} & \mathbf{C}_{n} & \mathbf{C}_{out} & \mathbf{C}_{n} & \mathbf{S} & = A\overline{B}\overline{C} + \overline{AB}\overline{C} + A\overline{B}C + ABC \\ \hline 00000 & 1111 & 1111 & \mathbf{A}_{k.1} & = AB + AC + BC & P = A \oplus B \\ 11000 & 1111 & 10000 & \mathbf{S}_{k.1} & = AB + C(A + B) & K = A\overline{B} \\ \hline \text{Example of carry propagation} & = \mathbf{MAJ}(A, B, C) & \mathbf{full adder} \end{array}$$


Propagate, Generate or Kill (PGK) A group of bits: generates a carry if its C_{out} is true independent of the C_{in} propagates a carry if its C_{out} is true when there is a C_{in} kills a carry if its C_{out} is false independent of the C_{in}


Ideas

3 Abstracting ckt implementation using Group PGK signals



 $= \overline{A + B}$





where

$$\begin{aligned} G_{i:i} &\equiv G_i = A_i \cdot B_i \\ P_{i:i} &\equiv P_i = A_i \oplus B_i \end{aligned}$$

Sum:

$$S_i = P_i \oplus G_{i-1:0}$$



Carry-Ripple Adder

 C_{out} of previous stage is connected to C_{in} of next stage.





Figure: Carry-Ripple Adder: Block Diagram, CriticalPath Delay (1)

Carry-Skip Adder

Computes group propagation-delay (t_p) for each Carry chain, and uses this to skip long carry ripples.

Skip MUX selects group C_{in} if P = 1, C_{out} if P = 0.



$$t_{\text{skip}} = t_{pg} + 2(n-1)t_{AO} + (k-1)t_{\text{mux}} + t_{\text{xor}}$$

Figure: Carry-Skip Adder: Block Diagram, CriticalPath Delay (1)



Carry-Skip Adder

Pro: Low/High Weights





Figure: Carry-Skip Adder: Propagate/Generate (1)



Carry-LookAhead Adder

Computes group propagation & generation delays (t_p, t_g) for each Carry chain, and uses this to skip long carry ripples. Skip MUX selects group C_{in} if P=1, C_{out} if P=0.



$$t_{\mathrm{cla}} = t_{pg} + t_{pg(n)} + \left[\left(n - 1 \right) + \left(k - 1 \right) \right] t_{AO} + t_{\mathrm{xor}}$$

Carry-LookAhead Adder

Pro: Parallelization




Figure: Carry-LookAhead Adder: Propagate/Generate (1)



References

[1] N. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective. USA: Addison-Wesley Publishing Company, 4th ed., 2010.

Thank You!