Experiment 9

Chaitanya Tejaswi (214102408) 13-11-2021

Aim


Design a 32-bit processor that performs 10 operations (ADD, SUB, SLL, SLT, SLTU, XOR, SRL, SRA, OR, AND) with a set of constraints.

Theory

• 32-bit Processor: Functional Blocks:

A 32-bit microprocessor can process 32 bits in one go. For this, it has 32-bit wide registers so that ALU operations (and much more) can easily be performed on two or more 32-bit wide values. A typical microprocessor executes instructions in 3 phases - Fetch, Decode, and execute. For this, it has a few key elements such as:

- Program Counter (PC): points to the memory address of next instruction to be executed.
- Instruction Register (IR): points to the memory address of currently decoded/executed instruction
- Register Bank (registers): a set of registers that contain values to be operated on by the micro-processor.
- Status Register: contains "flags" indicating the nature of value Zero, Parity, Carry, Sign, Over-flow, Trap, etc.
- Control Logic: controls the sequence of operation.
- Instruction Memory: memory from which instructions are loaded into the microprocessor for execution.
- Data Memory: additional memory accessed by microprocessor to load/store data. The instructions are obtained using "address bus" and data is loaded/stored using "data bus".



Processor: Fetch/Decode/Execute

• 32-bit Processor: Constraints:

We are tasked to design a 32-bit processor with certain specifications:

1. Each instruction is 32-bit, specified like this:

31 25	24	20	19	15	14 func	12	11	7	6 opcode	0	
0000000	rs2		rs1		000		rd		0110011		ADD
0100000	rs2		rs1		000		rd		0110011		SUB
0000000	rs2		rs1		001		rd		0110011		SLL
0000000	rs2		rs1		010		rd		0110011		SLT
0000000	rs2		rs1		011		rd		0110011		SLTU
0000000	rs2		rs1		100		rd		0110011		XOR
0000000	rs2		rs1		101		rd		0110011		SRL
0100000	rs2		rs1		101		rd		0110011		SRA
0000000	rs2		rs1		110		rd		0110011		OR
0000000	rs2		rs1		111		rd		0110011		AND

Instruction Set Register

2. The operation of each instruction is specified below:


Operation	Functionality	Values to be taken for each operation to check the functionality
ADD	reg[rd]=reg[rs1]+reg[rs2]	reg[rs1]=0000000F, reg[rs2]=0000000C
SUB	reg[rd]=reg[rs1]-reg[rs2]	reg[rs1]=0000000F, reg[rs2]=0000000C
SLL	reg[rd]=reg[rs1]<< lower 5bits of reg[rs2] (shift left logical)	reg[rs1]=FF0000FF, reg[rs2]=00000004
SLT	reg[rd]=1, if(reg[rs1] <reg[rs2]) less="" set="" signed<="" td="" than=""><td>reg[rs1]=70000000, reg[rs2]=F0000000</td></reg[rs2])>	reg[rs1]=70000000, reg[rs2]=F0000000
SLTU	reg[rd]=1, if(reg[rs1] <reg[rs2]) less="" set="" td="" than="" unsigned<=""><td>reg[rs1]=70000000, reg[rs2]=F0000000</td></reg[rs2])>	reg[rs1]=70000000, reg[rs2]=F0000000
XOR	reg[rd]=reg[rs1]^reg[rs2]	reg[rs1]=0000000F, reg[rs2]=0000000C
SRL	reg[rd]=reg[rs1]>>lower 5 bits of reg[rs2] (shift right logical)	reg[rs1]=FF0000FF, reg[rs2]=00000004
SRA	reg[rd]=reg[rs1]>>>lower 5 bits of reg[rs2] (shift right arithmetic)	reg[rs1]=FF0000FF, reg[rs2]=00000004
OR	reg[rd]=reg[rs1] reg[rs2]	reg[rs1]=0000000F, reg[rs2]=0000000C
AND	reg[rd]=reg[rs1]®[rs2]	reg[rs1]=0000000F, reg[rs2]=0000000C

Instruction Set Functionality

3. We read instructions from memory (file) - 10 instructions in this order - ADD SUB SLL SLT SLTU XOR SRL SRA OR AND.

The source/destination registers are chosen as: rs2=R1, rs1=R0, rd=R2. Correspondingly, the 32-bit instructions become:

• 32-bit Processor: Design:




Processor: Functional Block Diagram of Design

Listed below are the key features of our design:


- Register Bank (32): $R_0 R_{31}$.
- No flag register.
- ALU Operations (10): ADD SUB SLL SLT SLTU XOR SRL SRA OR AND.
- Memory-Addressable instructions only (no immediate/conditional instructions).
- Instructions are directly fed by testbench instead of dedicated instruction memory.
- Testbench feeds A,B, and monitors A,B,Y for changes.
- Testbench feeds instruction to decoder which relays I/O info to register bank & control instructions to controller.
- Register bank feeds input to ALU; controller feeds execution logic to ALU. The results are written back to 'rd' in register bank.

Procedure

- 1. Create new project in Vivado (processor), and source appropriate files for each (one for logic, one for testbench).
- 2. Run behavioral simulation, RTL analysis, and synthesis.




32bit CPU: Behavioral Simulation




32bit CPU: RTL Schematic

3. Using the Tcl commands **report_timing_summary** & **report_power**, note down the delay (slack), power consumption, and no. of LUTs for each implementation. A full report containing the source code & reports can be viewed here. I haven't added them here to save space.




32bit CPU: RTL Schematic


Simulations for specific instructions



 ${\bf Instructions:\ SLL}$



Instructions: SLT/SLTU



Instructions: SRL/SRA

Code Listing

Processor:

```
// processor
  'timescale 1ns/1ps
  module processor(a,b,instruction,clk,rst,y);
      input [31:0] a,b;
input [31:0] instruction;
      input clk, rst;
      wire [31:0] rs1, rs2;
      output [31:0] y;
      wire [31:0] rd;
      wire [4:0] rs1_address, rs2_address, rd_address;
      wire [6:0] opcode, p;
11
      wire [2:0] func;
      wire [3:0] cs;
13
14
      instruction_decoder id(instruction,opcode,clk,p,func,rs1_address,rs2_address,rd_address)
15
      register_bank rg(a,b,rs1_address,rs2_address,rd_address,rd,rs1,rs2,rst,clk);
       controller cn(p,func,cs);
17
18
      alu ar(rs1,rs2,cs,rd,y);
  endmodule
20
  //instruction decoder
  'timescale 1ns/1ps
  module instruction_decoder(instruction,opcode,clk,p,func,
23
                               rs1_address,rs2_address,rd_address);
24
      input [31:0] instruction;
25
26
      input clk;
      output reg [6:0] opcode, p;
27
       output reg [2:0] func;
28
      output reg [4:0] rs1_address, rs2_address, rd_address;
20
30
31
      always@(instruction) begin
32
33
           opcode = instruction[6:0];
           p = instruction[31:25];
34
           func = instruction[14:12];
35
           rs1_address = instruction[19:15];
36
           rs2_address = instruction[24:20];
37
38
           rd_address = instruction[11:7];
39
  endmodule
41
  //register bank
42
  'timescale 1ns/1ps
  module register_bank (a,b,rs1_address,rs2_address,rd_address,rd,rs1,rs2,rst,clk);
44
      input [31:0] a,b,rd;
      input [4:0] rs1_address,rs2_address,rd_address;
46
47
      input rst, clk;
      integer k;
48
      output reg [31:0] rs1,rs2;
49
      reg [31:0] rb [0:31];
50
51
      always@(posedge clk) begin
52
           if(rst==1) begin
53
54
               for (k=0; k<32; k=k+1)
55
                   rb[k]=0;
           end
56
57
           else begin
               rb[rs1_address]=a;
58
59
               rb[rs2_address]=b;
               rs1=rb[rs1_address];
60
61
               rs2=rb[rs2_address];
               rb[rd_address]=rd;
```

```
end
64
       end
   endmodule
65
   //controller
67
   'timescale 1ns/1ps
68
   module controller(p,func,cs);
       input [2:0] func;
70
       input [6:0] p;
71
       output reg [3:0] cs;
72
73
        always@(func,p) begin
74
            cs = {p[5],func};
75
   endmodule
77
78
79
80
   //alu
81
   'timescale 1ns/1ps
   module alu(rs1,rs2,cs,rd,y);
82
        input [3:0] cs;
83
        output reg [31:0] y;
84
85
        input [31:0] rs1, rs2;
        output reg [31:0] rd;
86
87
        // For signed arithmetic
       wire signed [31:0] sA = rs1;
wire signed [31:0] sB = rs2;
88
89
90
91
        parameter
          ADD = 4,00000,
92
          SUB = 4'b1000,
93
          SLL = 4'b0001,
94
          SLT = 4,00010,
95
          SLTU = 4'b0011,
96
          XOR = 4, b0100,
97
          SRL = 4'b0101,
98
          SRA = 4'b1101,
99
          OR = 4, b0110,
100
          AND = 4'b0111;
101
        always@(cs,rs1,rs2) begin
103
        case(cs)
105
            ADD: begin
106
                rd = rs1+rs2;
107
                 y=rd;
            end
110
            SUB: begin
112
                rd = rs1-rs2;
                y=rd;
            end
114
115
            SLL:begin
                rd = rs1 << rs2[4:0];
117
                 y=rd;
118
            end
119
120
            SLT: begin
121
                rd = {31'd0,(sA < sB)};
122
                 y=rd;
123
            end
            SLTU: begin
126
                rd = {31'd0,(rs1 < rs2)};
127
                 y=rd;
128
            end
130
```

```
XOR: begin
131
               rd = rs1 ^ rs2;
            y=rd;
end
132
133
134
            rd = rs1 >> rs2[4:0];
y=rd;
end
135
136
137
138
139
140
            SRA: begin
141
              rd = sA >>> rs2[4:0];
142
               y=rd;
143
            end
144
145
            OR: begin
146
            y=rd;
end
             rd = rs1 | rs2;
147
148
149
150
            AND: begin
151
             rd = rs1 & rs2;
152
            y=rd;
end
153
154
            default: begin
156
            rd = 0; y=rd; end
157
158
159
160
        endcase
        end
161
162
163 endmodule
```

TestBench:

```
'timescale 1ns/1ps
  module tb();
      reg clk,rst;
      reg [31:0] instruction, a, b;
      wire [31:0] y;
      processor dut(a,b,instruction,clk,rst,y);
      always #5 clk=~clk;
      initial begin
          clk=1;
      end
11
12
      initial begin
      rst=1; #5 rst=0;
13
      // rs2=R1, rs1=R0, rd=R2
14
      #5 instruction = 32'b00000000001000000000100110011;
      a = 32'h0000000F; b = 32'h0000000C;
16
      #20 instruction = 32'b01000000001000000000100110011;
17
      a = 32'h0000000F; b = 32'h0000000C;
18
      #20 instruction = 32'b000000000010000001000110011;
19
      a = 32'hFF0000FF; b = 32'h00000004;
20
      #20 instruction = 32'b000000000010000010000110011;
21
      a = 32'h70000000; b = 32'hF0000000;
22
      #20 instruction = 32'b0000000000010000011000100110011;
23
      a = 32'h70000000; b = 32'hF0000000;
24
      #20 instruction = 32'b000000000010000010000110011;
25
      a = 32'h0000000F; b = 32'h0000000C;
26
      #20 instruction = 32'b0000000000010000101000100110011;
27
      a = 32'hFF0000FF; b = 32'h00000004;
28
      #20 instruction = 32'b0100000000100000101000100110011;
29
      a = 32'hFF0000FF; b = 32'h00000004;
30
      #20 instruction = 32'b0000000000100000110000100110011;
31
      a = 32'h0000000F; b = 32'h0000000C;
32
      #20 instruction = 32'b00000000000111000100110011;
33
      a = 32'h0000000F; b = 32'h0000000C;
34
      #50 $finish;
35
36
      end
  endmodule
```

Results

•	LUTs	FFs	Delay	Power
CPU	2459	1088	$11.837 \mathrm{ns}$	117mW

Table 1: Timing/Power Values for Implementation

Conclusion

- \bullet The design makes use of many I/O ports (130) this is undesirable, and something which must be reduced.
- 2459 out of available 8000 LUTs are used in logic synthesis (31% utilization).
- \bullet Net 117mW power is consumed (processor 57mW, registerbank 41mW), out of which 60mW is static power.
- A memory-based implementation may offer better performance due to separation of code from data.
- Here, the testbench simply reports values held by rs1, rs2, rd registers. Additional load/store logic may be used to load/store values from/to memory.