

Experiment 9

Chaitanya Tejaswi (214102408)

13-11-2021

Aim

Design a 32-bit processor that performs 10 operations (ADD, SUB, SLL, SLT, SLTU, XOR, SRL, SRA, OR, AND) with a set of constraints.


Theory

- **32-bit Processor: Functional Blocks:**

A 32-bit microprocessor can process 32 bits in one go. For this, it has 32-bit wide registers so that ALU operations (and much more) can easily be performed on two or more 32-bit wide values.

A typical microprocessor executes instructions in 3 phases - Fetch, Decode, and execute. For this, it has a few key elements such as:

- Program Counter (PC): points to the memory address of next instruction to be executed.
- Instruction Register (IR): points to the memory address of currently decoded/executed instruction.
- Register Bank (registers): a set of registers that contain values to be operated on by the microprocessor.
- Status Register: contains "flags" indicating the nature of value - Zero, Parity, Carry, Sign, Overflow, Trap, etc.
- Control Logic: controls the sequence of operation.
- Instruction Memory: memory from which instructions are loaded into the microprocessor for execution.
- Data Memory: additional memory accessed by microprocessor to load/store data. The instructions are obtained using "address bus" and data is loaded/stored using "data bus".



Processor: Fetch/Decode/Execute

- **32-bit Processor: Constraints:**

We are tasked to design a 32-bit processor with certain specifications:

1. Each instruction is 32-bit, specified like this:

31	25	24	20	19	15	14	func	12	11	7	6	opcode	0	
0000000	rs2			rs1		000			rd		0110011			ADD
0100000	rs2			rs1		000			rd		0110011			SUB
0000000	rs2			rs1		001			rd		0110011			SLL
0000000	rs2			rs1		010			rd		0110011			SLT
0000000	rs2			rs1		011			rd		0110011			SLTU
0000000	rs2			rs1		100			rd		0110011			XOR
0000000	rs2			rs1		101			rd		0110011			SRL
0100000	rs2			rs1		101			rd		0110011			SRA
0000000	rs2			rs1		110			rd		0110011			OR
0000000	rs2			rs1		111			rd		0110011			AND

Instruction Set Register

2. The operation of each instruction is specified below:

Operation	Functionality	Values to be taken for each operation to check the functionality
ADD	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] + \text{reg}[\text{rs2}]$	$\text{reg}[\text{rs1}] = 0000000F, \text{reg}[\text{rs2}] = 0000000C$
SUB	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] - \text{reg}[\text{rs2}]$	$\text{reg}[\text{rs1}] = 0000000F, \text{reg}[\text{rs2}] = 0000000C$
SLL	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] \ll \text{lower 5 bits of reg}[\text{rs2}]$ (shift left logical)	$\text{reg}[\text{rs1}] = FF0000FF, \text{reg}[\text{rs2}] = 00000004$
SLT	$\text{reg}[\text{rd}] = 1, \text{if}(\text{reg}[\text{rs1}] < \text{reg}[\text{rs2}])$ Set less than signed	$\text{reg}[\text{rs1}] = 70000000, \text{reg}[\text{rs2}] = F0000000$
SLTU	$\text{reg}[\text{rd}] = 1, \text{if}(\text{reg}[\text{rs1}] < \text{reg}[\text{rs2}])$ Set less than unsigned	$\text{reg}[\text{rs1}] = 70000000, \text{reg}[\text{rs2}] = F0000000$
XOR	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] \wedge \text{reg}[\text{rs2}]$	$\text{reg}[\text{rs1}] = 0000000F, \text{reg}[\text{rs2}] = 0000000C$
SRL	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] \gg \text{lower 5 bits of reg}[\text{rs2}]$ (shift right logical)	$\text{reg}[\text{rs1}] = FF0000FF, \text{reg}[\text{rs2}] = 00000004$
SRA	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] \ggg \text{lower 5 bits of reg}[\text{rs2}]$ (shift right arithmetic)	$\text{reg}[\text{rs1}] = FF0000FF, \text{reg}[\text{rs2}] = 00000004$
OR	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] \mid \text{reg}[\text{rs2}]$	$\text{reg}[\text{rs1}] = 0000000F, \text{reg}[\text{rs2}] = 0000000C$
AND	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] \& \text{reg}[\text{rs2}]$	$\text{reg}[\text{rs1}] = 0000000F, \text{reg}[\text{rs2}] = 0000000C$

Instruction Set Functionality

3. We read instructions from memory (file) - 10 instructions in this order - ADD SUB SLL SLT SLTU XOR SRL SRA OR AND.


The source/destination registers are chosen as: rs2=R1, rs1=R0, rd=R2. Correspondingly, the 32-bit instructions become:

```

1 0000000-00001-00000-000-00010-0110011
2 0100000-00001-00000-000-00010-0110011
3 0000000-00001-00000-001-00010-0110011
4 0000000-00001-00000-010-00010-0110011
5 0000000-00001-00000-011-00010-0110011
6 0000000-00001-00000-100-00010-0110011
7 0000000-00001-00000-101-00010-0110011
8 0100000-00001-00000-101-00010-0110011
9 0000000-00001-00000-110-00010-0110011
10 0000000-00001-00000-111-00010-0110011

```

- **32-bit Processor: Design:**




Processor: Functional Block Diagram of Design

Listed below are the key features of our design:


- Register Bank (32): $R_0 - R_{31}$.
- No flag register.
- ALU Operations (10): ADD SUB SLL SLT SLTU XOR SRL SRA OR AND.
- Memory-Addressable instructions only (no immediate/conditional instructions).
- Instructions are directly fed by testbench instead of dedicated instruction memory.
- Testbench feeds A,B, and monitors A,B,Y for changes.
- Testbench feeds instruction to decoder which relays I/O info to register bank & control instructions to controller.
- Register bank feeds input to ALU; controller feeds execution logic to ALU. The results are written back to 'rd' in register bank.

Procedure

1. Create new project in Vivado (processor), and source appropriate files for each (one for logic, one for testbench).
2. Run behavioral simulation, RTL analysis, and synthesis.




32bit CPU: Behavioral Simulation



32bit CPU: RTL Schematic


- Using the Tcl commands **report_timing_summary** & **report_power**, note down the delay (slack), power consumption, and no. of LUTs for each implementation. A full report containing the source code & reports can be viewed [here](#). I haven't added them here to save space.

1203 Cells 130 I/O Ports 4992 Nets




32bit CPU: RTL Schematic


Simulations for specific instructions



Instructions: SLL



Instructions: SLT/SLTU



Instructions: SRL/SRA

Code Listing

Processor:

```
1 // processor
2 `timescale 1ns/1ps
3 module processor(a,b,instruction,clk,rst,y);
4     input [31:0] a,b;
5     input [31:0] instruction;
6     input clk, rst;
7     wire [31:0] rs1, rs2;
8     output [31:0] y;
9     wire [31:0] rd;
10    wire [4:0] rs1_address, rs2_address, rd_address;
11    wire [6:0] opcode, p;
12    wire [2:0] func;
13    wire [3:0] cs;
14
15    instruction_decoder id(instruction,opcode,clk,p,func,rs1_address,rs2_address,rd_address)
16    ;
17    register_bank rg(a,b,rs1_address,rs2_address,rd_address,rd,rs1,rs2,rst,clk);
18    controller cn(p,func,cs);
19    alu ar(rs1,rs2,cs,rd,y);
20 endmodule
21
22 //instruction decoder
23 `timescale 1ns/1ps
24 module instruction_decoder(instruction,opcode,clk,p,func,
25                             rs1_address,rs2_address,rd_address);
26     input [31:0] instruction;
27     input clk;
28     output reg [6:0] opcode, p;
29     output reg [2:0] func;
30     output reg [4:0] rs1_address, rs2_address, rd_address;
31
32     always@(instruction) begin
33         opcode = instruction[6:0];
34         p = instruction[31:25];
35         func = instruction[14:12];
36         rs1_address = instruction[19:15];
37         rs2_address = instruction[24:20];
38         rd_address = instruction[11:7];
39     end
40 endmodule
41
42 //register bank
43 `timescale 1ns/1ps
44 module register_bank (a,b,rs1_address,rs2_address,rd_address,rd,rs1,rs2,rst,clk);
45     input [31:0] a,b,rd;
46     input [4:0] rs1_address,rs2_address,rd_address;
47     input rst,clk;
48     integer k;
49     output reg [31:0] rs1,rs2;
50     reg [31:0] rb [0:31];
51
52     always@(posedge clk) begin
53         if(rst==1) begin
54             for(k=0;k<32;k=k+1)
55                 rb[k]=0;
56         end
57         else begin
58             rb[rs1_address]=a;
59             rb[rs2_address]=b;
60             rs1=rb[rs1_address];
61             rs2=rb[rs2_address];
62             rb[rd_address]=rd;
```

```

63     end
64     end
65 endmodule
66
67 //controller
68 `timescale 1ns/1ps
69 module controller(p,func,cs);
70     input [2:0] func;
71     input [6:0] p;
72     output reg [3:0] cs;
73
74     always@(func,p) begin
75         cs = {p[5],func};
76     end
77 endmodule
78
79
80 //alu
81 `timescale 1ns/1ps
82 module alu(rs1,rs2,cs,rd,y);
83     input [3:0] cs;
84     output reg [31:0] y;
85     input [31:0] rs1, rs2;
86     output reg [31:0] rd;
87     // For signed arithmetic
88     wire signed [31:0] sA = rs1;
89     wire signed [31:0] sB = rs2;
90
91     parameter
92         ADD = 4'b0000,
93         SUB = 4'b1000,
94         SLL = 4'b0001,
95         SLT = 4'b0010,
96         SLTU = 4'b0011,
97         XOR = 4'b0100,
98         SRL = 4'b0101,
99         SRA = 4'b1101,
100        OR = 4'b0110,
101        AND = 4'b0111;
102
103     always@(cs,rs1,rs2) begin
104         case(cs)
105
106             ADD: begin
107                 rd = rs1+rs2;
108                 y=rd;
109             end
110
111             SUB: begin
112                 rd = rs1-rs2;
113                 y=rd;
114             end
115
116             SLL:begin
117                 rd = rs1 << rs2[4:0];
118                 y=rd;
119             end
120
121             SLT: begin
122                 rd = {31'd0,(sA < sB)};
123                 y=rd;
124             end
125
126             SLTU: begin
127                 rd = {31'd0,(rs1 < rs2)};
128                 y=rd;
129             end
130

```

```

131     XOR: begin
132         rd = rs1 ^ rs2;
133         y=rd;
134     end
135
136     SRL: begin
137         rd = rs1 >> rs2[4:0];
138         y=rd;
139     end
140
141     SRA: begin
142         rd = sA >>> rs2[4:0];
143         y=rd;
144     end
145
146     OR: begin
147         rd = rs1 | rs2;
148         y=rd;
149     end
150
151     AND: begin
152         rd = rs1 & rs2;
153         y=rd;
154     end
155
156     default: begin
157         rd = 0; y=rd;
158     end
159
160 endcase
161 end
162
163 endmodule

```

TestBench:

```
1  'timescale 1ns/1ps
2  module tb();
3      reg clk,rst;
4      reg [31:0] instruction, a, b;
5      wire [31:0] y;
6
7      processor dut(a,b,instruction,clk,rst,y);
8      always #5 clk=~clk;
9      initial begin
10         clk=1;
11     end
12     initial begin
13         rst=1; #5 rst=0;
14         // rs2=R1, rs1=R0, rd=R2
15         #5 instruction = 32'b0000000000001000000000000100110011;
16         a = 32'h0000000F; b = 32'h0000000C;
17         #20 instruction = 32'b0100000000001000000000000100110011;
18         a = 32'h0000000F; b = 32'h0000000C;
19         #20 instruction = 32'b0000000000001000000001000100110011;
20         a = 32'hFF0000FF; b = 32'h00000004;
21         #20 instruction = 32'b0000000000001000000010000100110011;
22         a = 32'h70000000; b = 32'hF0000000;
23         #20 instruction = 32'b000000000000100000011000100110011;
24         a = 32'h70000000; b = 32'hF0000000;
25         #20 instruction = 32'b000000000000100000100000100110011;
26         a = 32'h0000000F; b = 32'h0000000C;
27         #20 instruction = 32'b000000000000100000101000100110011;
28         a = 32'hFF0000FF; b = 32'h00000004;
29         #20 instruction = 32'b010000000000100000101000100110011;
30         a = 32'hFF0000FF; b = 32'h00000004;
31         #20 instruction = 32'b000000000000100000110000100110011;
32         a = 32'h0000000F; b = 32'h0000000C;
33         #20 instruction = 32'b000000000000100000111000100110011;
34         a = 32'h0000000F; b = 32'h0000000C;
35         #50 $finish;
36     end
37 endmodule
```

Results

.	LUTs	FFs	Delay	Power
CPU	2459	1088	11.837ns	117mW

Table 1: Timing/Power Values for Implementation

Conclusion

- The design makes use of many I/O ports (130) - this is undesirable, and something which must be reduced.
- 2459 out of available 8000 LUTs are used in logic synthesis (31% utilization).
- Net 117mW power is consumed (processor - 57mW, registerbank - 41mW), out of which 60mW is static power.
- A memory-based implementation may offer better performance due to separation of code from data.
- Here, the testbench simply reports values held by rs1, rs2, rd registers. Additional load/store logic may be used to load/store values from/to memory.