Report On

Floating Pt Square-Root Implementation

submitted to

Dr. Gaurav Trivedi Ankita Tiwari Meenali Janveja

by

Abhishek Verma (214102401) Chaitanya Tejaswi (214102408) Pawan Kumar (214102412)

April 26, 2022



Department of Electronics and Electrical Engineering Indian Institute of Technology, Guwahati Guwahati-781039, India

Aim

Perform post-synthesis simulations & functionality testing for Floating Pt Square-Root Implementation.

Theory

Introduction


With the fast development of sub-micron technology, the density of silicon grows rapidly and the cost of hardware decreases, more and more functionalities are transferred into hardware to realize. In order to meet the ever increasing demand in high performance applications including scientific computations, digital signal processing, computer graphics, multimedia, etc. the performance of square root computation is becoming more and more important. In this design we have used Newton Raphson method to implement square root of a number. The iteration of NR method results in a doubled accuracy which leads to faster execution time. Several methods are commonly employed for the computation of floating-point square root. For example:


- Digital recurrence, it as simple, easy to implement, but the latency is long, especially for large operand sizes.
- Functional iteration, such as NR and Goldschmidt iteration algorithms. It requires more hardware cost, and the result is not fully accurate, but it is fast, scalable, easy to pipeline, and has high precision.
- Very high radix arithmetic, it is fast, but very complicated to implement.
- Table look up, it is simple, fast, with big hardware cost and bad extensibility. 5) Variable latency, it is fast with more hardware cost.

IEE754 Representation of Floating Pt Numbers

There are several ways to represent floating point number but IEEE 754 is the most efficient in most cases. IEEE 754 has 3 basic components:

- The Sign of Mantissa: This is as simple as the name. 0 represents a positive number while 1 represents a negative number.
- The Biased exponent: The exponent field needs to represent both positive and negative exponents. A bias is added to the actual exponent in order to get the stored exponent.
- The Normalised Mantissa: The mantissa is part of a number in scientific notation or a floating-point number, consisting of its significant digits. Here we have only 2 digits, i.e. O and 1. So a normalised mantissa is one with only one 1 to the left of the decimal.





Newton/Raphson Approximation

$$x_{i+1} = x_i - \frac{f(x_i)}{f'(x_i)}$$

This is the NR formula, where x_i is the value at the ith iteration, $f(x_i)$ is the function value at x_i , and $f'(x_i)$ is the function derivative at x_i .

The iteration formula for square root computation can be derived as follows:

- 1. Operation of sign: $S_q = 0$ (if $S_b = 1$ then square root is not possible).
- 2. Operation of exponent: $E_q = E_b + bias$.
- 3. Operation of Mantissa: square root of mantissa is calculated using NR method.

SquareRoot Algorithm

We perform NR square-root appoximation using the function: $x_{i+1} = \frac{x_i}{2}(3 + dx_i^2)$. The steps are as follows:

- 1. NR approximation of x_n .
- 2. Partial Product
- 3. Addition
- 4. Normalization, to get IEEE754 floating format.

Newton Raphson Iteration is used to find the square root. It Uses 3 divide, 3 add and 2 Multiply Instances.

Square root Algorithm: A^{0.5}

A split into two parts \Rightarrow M x 2^{E}

$$A^{0.5} = (M \times 2^{E})^{-0.5}$$

 $A^{0.5} = M^{0.5} \times 2^{(E/2)}$
 $X = M^{0.5}$ and $Z = 2^{(E/2)}$

M adjusted to fit the range 0.5-1 by replacing exponent with 8'd126 (actual exponent = 126-127 = -1).

$$X = (M \times 1)^{0.5}$$

$$X = (M \times 2^{(126 \cdot 127)} / 2^{(126 \cdot 127)})^{0.5}$$

$$X = (M \times 2^{(126 \cdot 127)})^{0.5} / 2^{(\cdot 0.5)}$$

$$X = (M \times 2^{(126 \cdot 127)})^{0.5} \times (1 / 2^{(\cdot 0.5)})$$

Let $C = 1/2^{(-0.5)}$ which is already known (constant) and multiplied at the end

Let Y = (M x $2^{(126 \cdot 127)})^{0.5}$ which is computed using Newton Raphson Iterations and Inserted in the equation

thus X becomes: $X = Y \times C$

 $2^{(E/2)}$ is basically exponent adjust and based on the value of E (Multiple of 2 or not). The resulting expression is multiplied by $2^{(0.5)}$ if the exponent is not a multiple of 2 and according to that values are re-adjusted at the end.

Initial Seed: x0 = 0.853553414345

Newton Raphson Iterations:

$$x1 = 0.5*(x0 + X/x0)$$

 $x2 = 0.5*(x1 + X/x1)$
 $x3 = 0.5*(x2 + X/x2)$

the exponent value of x3 is adjusted and multiplied with square root of 2, if necessary to produce the final result.

Code Listing

Newton-Raphson (Full):

```
'timescale 1ns/1ps
  module tst(
      input [31:0] A,
       input clk,
       input reset,
      output [31:0] f_sqrt
  );
      wire [7:0] A_exponent;
       wire [22:0] A_mantissa;
      wire A_sign;
      wire [31:0] temp1, temp2, temp3, temp4, temp5, temp6, temp7, temp8, temp;
11
      wire [31:0] x0,x1,x2,x3;
      wire [31:0] sqrt_1by05; // 1/sqrt(0.5)
                                 // sqrt(2)
       wire [31:0] sqrt_2;
      wire [31:0] sqrt_1by2; // sqrt(0.5)
15
      wire [7:0] Exp_2;
      wire remainder;
      wire pos;
18
      // LookUp Values
20
      assign x0 = 32'h3f5a827a;
21
22
       assign sqrt_1by05 = 32'h3fb504f3;
       assign sqrt_2 = 32'h3fb504f3;
23
       assign sqrt_1by2 = 32'h3f3504f3;
24
25
      // Number in IEEE754 Format
26
      assign A_sign = A[31];
27
       assign A_{exponent} = A[30:23];
28
       assign A_mantissa = A[22:0];
29
30
       // First Iteration
31
       divide D1(.A({1'b0,8'd126,A_mantissa}),.B(x0),.C(temp1));
32
       add A1(.A(temp1),.B(x0),.C(temp2));
33
       assign x1 = \{temp2[31], temp2[30:23]-1, temp2[22:0]\};
34
35
      // Second Iteration
36
      divide D2(.A(\{1'b0,8'd126,A_mantissa\}),.B(x1),.C(temp3));
37
       add A2(.A(temp3),.B(x1),.C(temp4));
38
39
      assign x2 = \{temp4[31], temp4[30:23]-1, temp4[22:0]\};
40
41
       // Third Iteration
       divide D3(.A({1'b0,8'd126,A_mantissa}),.B(x2),.C(temp5));
42
       add A3(.A(temp5),.B(x2),.C(temp6));
43
      assign x3 = \{temp6[31], temp6[30:23]-1, temp6[22:0]\};
44
      multiply M1(.A(x3),.B(sqrt_1by05),.C(temp7));
45
46
       assign pos = (A_exponent>=8'd127) ? 1'b1 : 1'b0;
47
48
       assign Exp_2 = pos ? (A_exponent - 8'd127)/2 : (A_exponent - 8'd127 - 1)/2 ;
      assign remainder = (A_exponent-8'd127)%2;
49
      assign temp = {temp7[31], Exp_2 + temp7[30:23], temp7[22:0]};
50
       //assign temp7[30:23] = Exp_2 + temp7[30:23];
51
      multiply M2(.A(temp),.B(sqrt_2),.C(temp8));
      assign f_sqrt = remainder ? temp8 : temp;
53
54
55
  endmodule
56
57
  module divide(
58
       input [31:0] A,
       input [31:0]B,
59
60
       output [31:0] C
  );
61
62
       wire [7:0] exp_Brec;
      wire [31:0] B_reciprocal;
```

```
wire [31:0] \times 0, \times 1, \times 2, \times 3;
64
65
       wire [31:0] temp1, temp2, temp3, temp4, temp5, temp6, temp7, debug;
66
67
       //Initial value
       multiply M1(.A({{1'b0,8'd126,B[22:0]}}),.B(32'h3ff0f0f1),.C(temp1)); //verified
68
       assign debug = {1'b1,temp1[30:0]};
69
       add A1(.A(32'h4034b4b5),.B({1'b1,temp1[30:0]}),.C(x0));
7(
71
72
       //First Iteration
       \label{eq:multiply M2(.A({{1'b0,8'd126,B[22:0]}}),.B(x0),.C(temp2));}
73
74
       add A2(.A(32'h40000000),.B({!temp2[31],temp2[30:0]}),.C(temp3));
       multiply M3(.A(x0),.B(temp3),.C(x1));
75
76
       //Second Iteration
77
       multiply M4(.A({1'b0,8'd126,B[22:0]}),.B(x1),.C(temp4));
78
       add A3(.A(32'h40000000),.B({!temp4[31],temp4[30:0]}),.C(temp5));
75
       multiply M5(.A(x1),.B(temp5),.C(x2));
80
81
82
       //Third Iteration
       multiply M6(.A({1'b0,8'd126,B[22:0]}),.B(x2),.C(temp6));
83
       add A4(.A(32'h40000000),.B({!temp6[31],temp6[30:0]}),.C(temp7));
84
       multiply M7(.A(x2),.B(temp7),.C(x3));
8.
86
       //Reciprocal : 1/B
87
       assign exp_Brec = x3[30:23]+8'd126-B[30:23];
88
       assign B_reciprocal = {B[31],exp_Brec,x3[22:0]};
89
90
       //Multiplication A*(1/B)
91
       multiply M8(.A(A),.B(B_reciprocal),.C(C));
92
93
   endmodule
94
9.
96
   module multiply (
97
        input [31:0] A,
98
       input [31:0]B,
99
       output [31:0] C
100
   );
       reg [23:0] A_mantissa, B_mantissa;
103
       reg [22:0] C_mantissa;
       reg [47:0] Temp_mantissa;
104
       reg [7:0] A_exponent, B_exponent, Temp_exponent, C_exponent;
       reg A_sign,B_sign,C_sign;
106
107
       always@(*) begin
108
            A_mantissa = {1'b1, A[22:0]};
            A_{exponent} = A[30:23];
            A_{sign} = A[31];
            B_mantissa = {1'b1,B[22:0]};
            B_{exponent} = B[30:23];
            B_sign = B[31];
116
            Temp_exponent = A_exponent+B_exponent-127;
            Temp_mantissa = A_mantissa*B_mantissa;
            C_mantissa = Temp_mantissa[47] ? Temp_mantissa[46:24] : Temp_mantissa[45:23];
            C_exponent = Temp_mantissa[47] ? Temp_exponent+1'b1 : Temp_exponent;
120
121
            C_sign = A_sign^B_sign;
122
       assign C = {C_sign,C_exponent,C_mantissa};
123
124
   endmodule
126
127
   module add(
       input [31:0] A,
129
       input [31:0]B,
130
       output reg [31:0] C);
131
```

```
reg [23:0] a_mantissa,b_mantissa,temp_mantissa;
133
       reg [22:0] C_mantissa;
134
135
       reg [7:0] C_exponent, A_exponent, B_exponent, temp_exponent, diff_exponent;
       reg C_sign,A_sign,B_sign,Temp_sign;
136
       wire MSB;
       reg [32:0] Temp;
138
       reg carry, load;
139
140
       reg comp;
       reg [7:0] exp_adjust;
141
       integer i;
142
143
       always @(*) begin
145
            comp = (A[30:23] >= B[30:23])? 1'b1 : 1'b0;
146
147
            a_mantissa = comp ? {1'b1,A[22:0]} : {1'b1,B[22:0]};
148
            A_{exponent} = comp ? A[30:23] : B[30:23];
149
150
            A_{sign} = comp ? A[31] : B[31];
            b_mantissa = comp ? {1'b1,B[22:0]} : {1'b1,A[22:0]};
152
            B_exponent = comp ? B[30:23] : A[30:23];
            B_{sign} = comp ? B[31] : A[31];
154
155
            diff_exponent = A_exponent-B_exponent;
156
            b_mantissa = (b_mantissa >> diff_exponent);
            {carry,temp_mantissa} = (A_sign ~~ B_sign)? a_mantissa + b_mantissa : a_mantissa -
       b_mantissa ;
            exp_adjust = A_exponent;
            if(carry) begin
160
                temp_mantissa = temp_mantissa>>1;
161
                exp_adjust = exp_adjust+1'b1;
160
            end else begin
163
                load =0;
164
                for (i=0;i<24;i=i+1) begin
165
                     if (temp_mantissa[23] ==0 && load ==0) begin
166
                        temp_mantissa = temp_mantissa <<1;</pre>
167
168
                        exp_adjust = exp_adjust-1', b1;
                     end else load =1;
169
170
                end
            end
171
            C_sign = A_sign;
173
            C_mantissa = temp_mantissa[22:0];
174
            C_exponent = exp_adjust;
175
            C= {C_sign,C_exponent,C_mantissa};
176
177
178
       end
   endmodule
```


TestBench:

```
'timescale 1ns/1ps
  module tsttb();
       reg [31:0] A;
wire [31:0] f_sqrt;
tst s1 (.A(A),.f_sqrt(f_sqrt)
  );
       initial begin
       $monitor("A=%h, f_sqrt=%h", A, f_sqrt);
            A = 32'h42040000; // 33
        #20 A = 32'h42aa0000; // 85
10
       #20 A = 32'h42b80000; // 92
#20 A = 32'h44208000; // 642
11
12
        #20 A = 32'h4517f000; // 2431
13
        #20 $finish;
14
        end
15
  endmodule
```

Results




Here values are in hexadecimal format of IEEE754 standard, but when we convert it to decimal number system it results in:



Input (IEEE754) (Hexadecimal representation)	Input (Decimal Number System)	Output (IEEE754) (Hexadecimal representation)	Output (Decimal Number System)	Actual square root
42040000	33	40b7d375	5.74456262589	5.74456264653
42aa0000	85	41138340	9.21954345703	9.21954445729
42b80000	92	41197774	9.5916633606	9.59166304662
44208000	642	41cab3a6	25.3377189636	25.33771891863
4517f000	2431	4245387d	49.3051643372	49.30517214248

Simulation Results



Utilization Results

Conclusions

- The implemented design is fully compatible with IEEE754 standard. Using the Newton/Raphson method, the design is fast, and has high precision.
- The implemented block can be used for implementing multiplier/divider blocks for and single-precision floating pt as well.

Appendix

Work done prior to mid-semester.

Floating Pt Square-Root Implementation

Midsem Report

Abhishek Verma (214102401) Chaitanya Tejaswi (214102408) Pawan Kumar (214102412)

20-04-2022

Aim

Perform post-synthesis simulations & functionality testing for Floating Pt Square-Root Implementation.

Implementation#1: 32bit Integer Square-Root

Approach

We square-root using pen-paper ("restoring") approach. Examples for decimal/binary square-roots this way are given below:

Decimal

Binary

Implementation#2: 32bit Floating Pt Square-Root

Approach

We perform NR square-root appoximation using the function: $x_{i+1} = \frac{x_i}{2}(3 + dx_i^2)$. The steps are as follows:

- 1. NR approximation of x_n .
- 2. Partial Product
- 3. Addition
- 4. Normalization, to get IEEE754 floating format.

Newton/Raphson SquareRoot Approximation

$$1.)\sqrt{0.25} = 0.5$$

$$\sqrt{0x0.40000000} = \sqrt{\frac{4}{16}} = 0x0.800000000 = \frac{8}{16} = 0.5$$

$$2.)\sqrt{0.75} = 0.8660254038$$

$$\sqrt{0x0.c00000000} = \sqrt{\frac{12}{16}} = 0x0.ddb3d743 = \frac{13}{16^1} + \frac{13}{16^2} + \frac{11}{16^3} + \frac{3}{16^4} + \frac{13}{16^5} + \frac{7}{16^7} + \frac{4}{16^4} + \frac{4}{16^3} = 0.8660254038$$

(correct up to 12 decimal places).

Let d such that
$$\frac{1}{4} \leq d < 1$$
, ie: $(=0.1xxx..., 0.01xxx..., 0.001xxx..., 0.001xxx..., ...)$
Calculate $q = \sqrt{d}$
We calculate $x_n = \frac{1}{\sqrt{d}}$, then obtain $q = dx_n = d\frac{1}{\sqrt{d}} = \sqrt{d}$
Let $f(x) = \frac{1}{x^2} - d$, then $f(x) = 0$ for $x = \frac{1}{\sqrt{d}}$.


$$x_{i+1} = x_i - \frac{f(x_i)}{f'(x_i)}$$

$$= x_i - \frac{\frac{1}{x_i^2} - d}{-\frac{2}{x_i^3}}$$


$$= \frac{x_i}{2} (3 + dx_i^2)$$

Procedure


- 1. Create new project in Vivado, and source appropriate files for each (one for logic, one for testbench).
- 2. Run behavioral simulation, and RTL analysis/synthesis/implementation.
- 3. Using the Tcl commands **report_timing_summary** & **report_power**, note down the delay (slack), power consumption, and no. of LUTs/FFs used for each implementation.



Implementation 1: Restoring SquareRoot



Implementation 2: Newton-Raphson (Basic) SquareRoot



 ${\bf Implementation~2:~Newton-Raphson~(Full)~SquareRoot}$

Results

	LUTs	FFs	Delay	Power
32-Bit Integer Sqrt	111	12	$13.187 \mathrm{ns}$	3.326W
32-Bit FloatingPt Sqrt	1326	54	$22.47 \mathrm{ns}$	16.475W

Table 1: Timing/Power Values for Implementations

Code Listing

Restoring:

```
'timescale 1ns/1ns
  module root_restoring (d,load,clk,reset,q,r,busy,ready,count);
       input [31:0] d;
                                            // Input
       input
                      load;
                      busy, ready;
clk, reset;
       output reg
       input
       output [15:0] q;
                                             // Root
       output [16:0] r;
                                            // Remainder
               [3:0] count;
[31:0] reg_d;
       output
       reg
               [15:0] reg_q;
       reg
11
               [16:0] reg_r;
12
       reg
                [3:0] count;
13
       reg
               [17:0] sub_out = {reg_r[15:0], reg_d[31:30]} - {reg_q,2'b1}; // -
[16:0] rem_out = sub_out[17]? // restoring
14
       wire
       wire
                                                                           // restoring
15
                        {reg_r[14:0],reg_d[31:30]} : sub_out[16:0]; // or not
17
       assign q = reg_q;
       assign r = reg_r;
18
19
       always @(posedge clk or negedge reset) begin
           if (!reset) begin
20
           busy <= 0; ready <= 0;
end else begin</pre>
21
22
                if (load) begin
23
                     reg_d <= d; reg_q <= 0; reg_r <= 0;
24
                     busy <= 1; ready <= 0; count <= 0;
25
                end else if (busy) begin
26
                     // Next-State Logic
27
                    reg_d <= {reg_d[29:0],2'b0};
28
                     reg_q <= {reg_q[14:0],~sub_out[17]};
29
                    reg_r <= rem_out;
30
                     count <= count + 4'b1;</pre>
31
                     if (count == 4'hf) begin
                                                           // max 16 iterationns
32
                         busy <= 0; ready <= 1;
                                                             // done! q,r ready
33
34
                     end
                end
35
36
           end
37
       end
   endmodule
```

TestBench:

```
'timescale 1ns/1ns
  module root_restoring_tb;
     reg [31:0] d;
      reg
                  load;
                  clk,reset;
      reg
      wire [15:0] q;
      wire [16:0] r;
      wire
                  busy;
      wire
      wire [3:0] count;
      root_restoring rt (d,load,clk,reset,q,r,busy,ready,count);
11
12
      initial begin
          $dumpfile ("root_restoring.vcd");
13
14
          $dumpvars (0, root_restoring);
          16
17
18
19
          #5 reset = 1; load = 1;
20
          #10 load = 0;

#250 reset = 0; load = 0; clk

#5 reset = 1; load = 1;

#10 load = 0;
21
                                            = 1; d
                                                        = 32,h000000e3;
22
23
24
          #250 reset = 0; load = 0; clk = 1; d = 32'h0000000e3;
25
          #5 reset = 1; load = 1;
#10 load = 0;
26
27
          #250 \$finish;
28
      end
29
      always #5 clk = !clk;
30
31 endmodule
```

Newton-Raphson (Basic):

```
module root_newton (d,clk,reset,start,q,busy,ready,count);
       input [31:0] d;
                                    // Input
       input
                      clk, reset;
       input
                      start;
       output [31:0] q;
                                    // Root
                     busy, ready;
       output reg
       output [2:0] count;
               [31:0] reg_d;
       reg
               [33:0] reg_x;
       reg
               [1:0] count;
       // Partial Sums for: X[i+1] = Xi * (3 - Xi * Xi * d) / 2
11
12
       // X2, X2d, (3-X2d), X(3-X2d), Xd, XO
              [67:0] X2
[67:0] X2d
                             = reg_x * reg_x;
= reg_d * X2[67:32];
       wire
13
       wire
14
               [33:0] k_X2d = 34, h300000000 - X2d [65:32];
       wire
       wire
               [67:0] Xk_X2d = reg_x * k_X2d;
               [65:0] Xd
                             = reg_d * reg_x;
       wire
17
       wire
               [7:0] XO
                              = lut(d[31:27]);
18
                              = Xd[63:32] + |Xd[31:0]; // RoundOff
19
       assign
                     q
       always @(posedge clk or negedge reset) begin
20
           if (!reset) begin
21
               busy <= 0; ready <= 0;
22
           end else begin
23
                if (start) begin
24
                    reg_d <= d; reg_x <= {2'b1, X0, 24'b0};
25
                    busy <= 1; ready <= 0; count <= 0;
26
                end else begin
27
                    reg_x <= Xk_X2d[66:33]; count <= count + 2'b1;
28
                    if (count == 2'h2) begin
                                                          // max 3 iterations
29
                                                          // done! q,r ready
                        busy <= 0; ready <= 1;
30
31
                    end
               end
32
33
           end
34
       end
       function [7:0] lut; // 1/sqrt(d)
35
36
           input [4:0] d;
           case (d)
37
               5'h08: lut = 8'hff;
38
               5'h09: lut = 8'he1;
39
               5'h0a: lut = 8'hc7;
40
               5'h0b: lut = 8'hb1;
41
               5'h0c: lut = 8'h9e;
5'h0d: lut = 8'h9e;
42
43
               5'h0e: lut = 8'h7f;
44
               5'h0f: lut = 8'h72;
45
               5'h10: lut = 8'h66;
46
               5'h11: lut = 8'h5b;
47
               5'h12: lut = 8'h51;
48
               5'h13: lut = 8'h48;
49
               5'h14: lut = 8'h3f;
50
               5'h15: lut = 8'h37;
51
52
               5'h16: lut = 8'h30;
               5'h17: lut = 8'h29;
53
               5'h18: lut = 8'h23;
               5'h19: lut = 8'h1d;
               5'h1a: lut = 8'h17;
56
               5'h1b: lut = 8'h12;
57
               5'h1c: lut = 8'h0d;
58
               5'h1d: lut = 8'h08;
59
60
               5'h1e: lut = 8'h04;
               5'h1f: lut = 8'h00;
61
             default: lut = 8'hff;
62
63
           endcase
       endfunction
64
  endmodule
```

TestBench:

```
'timescale 1ns/1ns
  module root_newton_tb;
       reg [31:0] d;
       reg
                     start;
                     clk,reset;
       reg
       wire [31:0] q;
       wire
                    busy;
       wire
                    ready;
       wire [1:0] count;
       root_newton root (d,clk,reset,start,q,busy,ready,count);
       initial begin
11
12
           $dumpfile ("root_newton.vcd");
           $dumpvars (0, root_newton);
$monitor ("At ",$time, ": D=0.%h, Root=0.%h",d,q);
13
14
16
            // d = 0x0.40000000 = 0.25
            // sqrt(d) = 0x0.80000000 = 0.5
17
           reset=0; start=0; clk=1; d=32'h40000000; #35 reset=1; start=1;
18
19
            #70 start= 0;
20
21
            // d = 0x0.c0000000 = 0.75
22
            // \text{ sqrt(d)} = 0x0.ddb3d743 = 0.8660254038
23
            #455 d = 32 hc0000000;
24
            #35 start= 1;
25
            #70 start= 0;
26
27
            // d = 0x0.f8000000 = 0.96875
28
            // \text{ sqrt(d)} = 0.9842509843 = 0x0.fbe00000
29
            #455 d = 32'hf8000000;
30
           #35 start= 1;
#70 start= 0;
31
32
33
            #455 \$finish;
34
35
       always #35 clk = !clk;
36
  endmodule
```