



```
OFLIP-FLOP T CON RESET ASINCRONS
                                                                    @ MASSINI ZOZ1 18 GEN B
                                                               Esercizio 3 (4 punti) Descrivere in SystemVerilog il seguente circuito:
module fftr (input logic clk,
              input logic res
              input logic t,
              output logic q );
                                                                     module ex3 (input logic clu,
    shways-ff @ (posedge che, posedge ves)
                                                                                  input logic &
         if (res) q <= 1'b0;
         else if (t) q <= ~ q)
                                                                                  output logic [0:1]y);
         else y <= 9; siturativo
                                                                         Slubys-ff @(posedye dk)
                     else q <= q1t
endmodule
                                                                           begin
                                                                             Y[0] (= b;
                     XOR perché
                      t q Q 0 0 0 0 0 1 1 0 1 1 0 1
                                                                            Y[1] <= ~ Y[0]
                                                                           end
                                                                       endonodule
3 FF reset a sincrono e segnale enable
                                                                           1 Shift register 8 bit con reset asincrono
     module floy (input logic clk)
                                                                                module shift (input logic clk,
                   input logic res,
                                                                                                input logic res,
                    input logic eu,
                                                                                               input logic x,
                                                                                               output logic q);
                    input logic d,
                    output layic q);
                                                                                  logic 7:0] sh-req;
       Shows-ff @ (posedge clu, posedge res)
                                                                                  shows. ff @ (posedge clk, posedge res)
            if (res) q <= 1'b0;
                                                                                         if (res) Sh_reg <= 8'60
            else if (en) q <= d;
                                                                                        else sh_reg <= { sh_reg [6:0], d};
   endmodule
                                                                                                                     - concatens : one
                                                                              assign q= sh_reg[7]
                                                                                                                    7 bit del registro
                                                                                                 L'usuto i
                                                                                                                     + 1 dell'input
                                                                                                   solo l'ultimo bit
                                                                              endmodule
6 contative mod 13
    Conto Fino a 12 - 1100
 module count 13 (input logic clk,
                 output logic [3:0] y);
  assign y_4'b0
  Husys_ff@(posedge clk)
      begin
        if (y == 4'b 1100) y <= 4'b0
        else y <= y+1
      end
endmodule
```