
2.3 译码器和数字显示 (decoder and digital display)

译码是编码的反(inverse)过程,它是将代码的组合译成一个特定的输出信号。

2.3.1 二进制译码器




Example: 三位二进制译码器 (High level output valid)
Logical State Table

IN	PU'	Τ	OUTPUT								
\boldsymbol{A}	B	\boldsymbol{C}	Y_0	Y_1	Y_2	Y_3	Y_4	Y_5	Y_6	Y_7	
0	0	0	1	0	0	0	0	0	0	0	
0	0	1	0	1	0	0	0	0	0	0	
0	1	0	0	0	1	0	0	0	0	0	
0	1	1	0	0	0	1	0	0	0	0	
1	0	0	0	0	0	0	1	0	0	0	
1	0	1	0	0	0	0	0	1	0	0	
1	1	0	0	0	0	0	0	0	1	0	
1	1	1	0	0	0	0	0	0	0	1	

Write the logical expression:

$$Y_0 = \overline{A} \, \overline{B} \, \overline{C}$$
 $Y_1 = \overline{A} \, \overline{B} \, C$
 $Y_2 = \overline{A} \, B \, \overline{C}$ $Y_3 = \overline{A} \, B \, C$
 $Y_4 = A \, \overline{B} \, \overline{C}$ $Y_5 = A \, \overline{B} \, C$
 $Y_6 = A \, B \, \overline{C}$ $Y_7 = A \, B \, C$


Logical diagram



• 3线—8线(3-line-to-8-line)译码器74LS138


• 1-OF-8 decoder(8选1)

 G_1 、 \overline{G}_{2A} 、 \overline{G}_{2B} 是译码器的使能输入端, G_1 高电平有效, \overline{G}_{2A} 、 \overline{G}_{2B} 低电平有效; A_2 、 A_1 、 A_0 为输入变量,构成二进制代码; $\overline{Y}_0 \sim \overline{Y}_7$ 为输出信号,低电平有效, 每个输出对应一组二进制代码的含义。



3line—8line Decoder 74LS138 truth table

G_{1}	$\overline{G}_{2A} + \overline{G}_{2B}$	A_2	A_1	A_0	\overline{Y}_0	\overline{Y}_1	\overline{Y}_2	\overline{Y}_3	\overline{Y}_4	\overline{Y}_5	\overline{Y}_{6}	\overline{Y}_7
×	1	×	×	×	1	1	1	1	1	1	1	1
0	×	×	×	×	1	1	1	1	1	1	1	1
1	0	0	0	0	0	1	1	1	1	1	1	1
1	0	0	0	1	1	0	1	1	1	1	1	1
1	0	0	1	0	1	1	0	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1	1	1
1	0	1	0	0	1	1	1	1	0	1	1	1
1	0	1	0	1	1	1	1	1	1	0	1	1
1	0	1	1	0	1	1	1	1	1	1	0	1
1	0	1	1	1	1	1	1	1	1	1	1	0



(a) 外引线排列图(pin diagram); (b) 逻辑图

双 2/4 线译码器

 $Y_0 \sim Y_3$ 是输出端

 A_0 、 A_1 是输入端

S是使能端


CT74LS139型译码器


139功能表

输	j)	\	输出						
S	A_1	A_0	\overline{Y}_3	\overline{Y}_2	$\overline{Y_1}$	$\overline{Y_0}$			
1	×	×	1	1	1	1			
0	0	0	1	1	1	0			
0	0	1	1	1	0	1			
0	1	0	1	0	1	1			
0	1	1	0	1	1	1			

双 2/4 线译码器 A_0 、 A_1 是输入端 $\overline{Y_0} \sim \overline{Y_3}$ 是输出端 \overline{S} 是使能端 $\overline{S} = 0$ 时译码器工作输出低电平有效


E.g.: 利用译码器分时将采样数据送入计算机





2.3.2 二-十进制显示译码器


在数字电路中,常常需要把运算结果用十进制数显示出来,这就要用显示译码器。(Decode a BCD input and drives a 7-segment display)




1. 半导体数码管


由七段发光二极管LED构成

例:共阴极接法




高电平时发






2. 七段译码显示器



七段显示译码器状态表

	INPUT						Digital					
	Q_3	$Q_2 Q$	Q_0		a	b	c	d	e	f	g	Display
<u>a</u>	0	0	0	0	1	1	1	1	1	1	0	0
$f \mid g \mid b$	0	0	0	1	0	1	1	0	0	0	0	1
	0	0	1	0	1	1	0	1	1	0	1	2
e	0	0	1	1	1	1	1	1	0	0	1	3
\overline{d}	0	1	0	0	0	1	1	0	0	1	1	4
	0	1	0	1	1	0	1	1	0	1	1	5
	0	1	1	0	1	0	1	1	1	1	1	6
\	0	1	1	1	1	1	1	0	0	0	0	7
	1	0	0	0	1	1	1	1	1	1	1	8
	1	0	0	1	1	1	1	1	0	1	1	9



CT74LS247型译码 器的外引线排列图

七段译码器和数码管的连接图