

Data Hazards & Dynamic Instruction Scheduling: CPUtopia

Hung-Wei Tseng

Recap: Pipelining



Recap: Pipelining



Recap: Three pipeline hazards

- Structural hazards resource conflicts cannot support simultaneous execution of instructions in the pipeline
- Control hazards the PC can be changed by an instruction in the pipeline
- Data hazards an instruction depending on a the result that's not yet generated or propagated when the instruction needs that

Recap: addressing hazards

- Structural hazards
 - Stall
 - Modify hardware design
- Control hazards
 - Stall
 - Static prediction
 - Dynamic prediction

Data hazards

- An instruction currently in the pipeline cannot receive the "logically" correct value for execution
- Data dependencies
 - The output of an instruction is the input of a later instruction
 - May result in data hazard if the later instruction that consumes the result is still in the pipeline

How many dependencies do we have?

int temp = *a;

*a = *b;

*b = temp;

How many pairs of data dependences are there in the following x86 instructions?

```
(%rdi), %eax
movl
         (%rsi), %edx
movl
        %edx (%rdi)
movl
        %eax, (%rsi)
movl
 A. 1
 C. 3
 D. 4
 E. 5
```

How many dependencies do we have?

*a ^= *b;


*b ^= *a;

*a ^= *b;

How many pairs of data dependences are there in the following x86 instructions?

```
movl
         (%rdi), %eax
         (%rsi), %eax
xorl
        %eax, (%rdi)
movl
         (%rsi), %eax
xorl
        %eax, (%rsi)
movl
        %eax, (%rdi)
xorl
 A. 1
 B. 2
 C. 3
 D. 4
```

Data "forwarding"



If you're the governor, what would you do to make DMV more efficient?


	######################################

Ideas?

Outline

- Data hazards
 - Data forwarding
- SuperScalar
- Out-of-order, Dynamic instruction scheduling

Data "forwarding"



How many of them are still problematic?

How many pairs of data dependences in the following x86 instructions are still
problematic with data forwarding if a memory operation takes 2 cycles (already very
optimistic, most L1 cache takes 4 cycles at least)?

```
movl (%rdi), %eax
movl (%rsi), %edx
movl %edx, (%rdi)
movl %eax, (%rsi)
```



B. 1

C. 2

D. 3

E. 4





A B C D

How many of data hazards?

How many pairs of data dependences in the following x86 instructions are still
problematic with data forwarding if a memory operation takes 2 cycles (already very
optimistic, most L1 cache takes 4 cycles at least)?

```
movl (%rdi), %eax
movl (%rsi), %edx
movl %edx, (%rdi)
movl %eax, (%rsi)
```


A. 0

B. 1

C. 2

D. 3

E. 4



Stalls-Group

How many of data hazards?

How many pairs of data dependences in the following x86 instructions are still
problematic with data forwarding if a memory operation takes 2 cycles (already very
optimistic, most L1 cache takes 4 cycles at least)?

```
movl
          (%rdi), %eax
                                      M2
                                          WB
                                  M1
         (%rsi), %edx
movl
                              IF.
                                          M2 WB
                                  ID
                                      M1
         %edx (%rdi)
                                               M1
                                                   M2
movl
                                   IF.
                                       ID
                                           ID
                                                       WB
         %eax, (%rsi)
                                       IF.
                                               ID
                                                   M1
                                           IF.
                                                       M2
                                                           WB
movl
                                             int temp = *a;
 A. 0
                                             *a = *b;
                                             *b = temp;
 C. 2
 D. 3
```

E. 4

How many of them are still problematic?

 How many pairs of data dependences in the following x86 instructions are still problematic with data forwarding if a memory operation takes 2 cycles (already very optimistic, most L1 cache takes 4 cycles at least) and xorl takes 3 cycles?

```
movl (%rdi), %eax
xorl (%rsi), %eax
movl %eax, (%rdi)
xorl (%rsi), %eax
movl %eax, (%rsi)
xorl %eax, (%rdi)
```


```
*a ^= *b;

*b ^= *a;

*a ^= *b;
```

A. 0B. 1C. 2D. 3

E. 4



DataForwarding

A B C D


How many of data hazards w/ Data Forwarding?

 How many pairs of data dependences in the following x86 instructions are still problematic with data forwarding if a memory operation takes 2 cycles (already very optimistic, most L1 cache takes 4 cycles at least) and xorl takes 3 cycles?

```
movl (%rdi), %eax
xorl (%rsi), %eax
movl %eax, (%rdi)
xorl (%rsi), %eax
movl %eax, (%rsi)
xorl %eax, (%rdi)
```

```
*a ^= *b;
*b ^= *a;
*a ^= *b;
```

```
A. 0B. 1C. 2D. 3E. 4
```



DataForwarding-Group

A B C D E

How many of data hazards w/ Data Forwarding?

 How many pairs of data dependences in the following x86 instructions are still problematic with data forwarding if a memory operation takes 2 cycles (already very optimistic, most L1 cache takes 4 cycles at least) and xorl takes 3 cycles?

```
M2
                                                      WB
                                       M1
                                  ID
          (%rdi),
movl
                   %eax
          (%rsi), %eax
xorl
                                            ID
                                  IF.
                                       ID
                                                 M1
                                                      M2
                                                           XOR WB
          %eax, (%rdi)
movl
                                            IF
                                                 ID
                                                       ID
                                                                M1
                                                                     M2
                                       IF.
                                                           ID
                                                                               WB
          (%rsi), %eax
xorl
                                                                               M2
                                                                                    XOR
                                                 IF
                                                       IF
                                                                 ID
                                                                          M1
                                                            IF
                                                                      ID
          %eax, (%rsi)
movl
                                                                 IF
                                                                      IF
                                                                           ID
                                                                                ID
                                                                                     ID
                 (%rdi)
xorl
          %eax,
                                                                           IF
                                                                                IF
                                                                                     IF
```


```
A. 1
B. 2
C. 3
D. 4
E. 5
```

The effect of code optimization

 By reordering which pair of the following instruction stream can we eliminate all stalls without affecting the correctness of the code?

```
{\sf movl}
            (%rdi), %ecx
② addl
            %ecx, %eax
3 addq $4, %rdi
           %rdx, %rdi
@ cmpq
⑤ jne
            .L3
  ret
A. (1) & (2)
B. (2) & (3)
C. (3) & (4)
D. (4) & (5)
```

E. None of the pairs can be reordered




CodeOptimization

A B C D E

The effect of code optimization

 By reordering which pair of the following instruction stream can we eliminate all stalls without affecting the correctness of the code?

```
\mathsf{movl}
             (%rdi), %ecx
② addl
            %ecx, %eax
        $4, %rdi
3 addq
            %rdx, %rdi
  cmpq
⑤ jne
             .L3
  ret
A. (1) & (2)
B. (2) & (3)
C. (3) & (4)
D. (4) & (5)
E. None of the pairs can be reordered
```



CodeOptimization-Group

A B C D E

The effect of code optimization

 By reordering which pair of the following instruction stream can we eliminate all stalls without affecting the correctness of the code?

```
① movl
          (%rdi), %ecx
② addl
          %ecx, %eax
3 addq $4, %rdi
@ cmpq %rdx, %rdi
       .L3
⑤ jne

  ret


A. (1) & (2)
B. (2) & (3)
C. (3) & (4)
```

D. (4) & (5)

Single pipeline

```
for(i = 0; i < count; i++) {
         s += a[i];
.L3:
                  (%rdi), %ecx
         movl
                                              M2
                                                  WB
                                          M1
         addl
                  %ecx, %eax
                                       IF.
                                                          WB
                                           ID
                                              ID
                                                  EX
         addq
                $4, %rdi
                                           IF.
                                               IF.
                                                  ID
                                                      EX
                                                              WB
                 %rdx, %rdi
                                                       ID
                                                          EX
                                                   IF.
                                                                  WB
         cmpq
                                                                      WB
                                                              BR
                                                       IF
         jne
                  .L3
                                                           ID
         ret
```

Data "forwarding"




Compiler optimization

```
for(i = 0; i < count; i++) {
         s += a[i];
.L3:
                   (%rdi), %ecx
         movl
                                              M2
                                                  WB
                  $4, %rdi
         addq
                                       IF.
                                           ID
                                               EX
                                                       WB
                  %ecx, %eax
         addl
                                           IF
                                               ID
                                                   EX
                                                           WB
                  %rdx, %rdi
                                               IF.
                                                   ID
                                                       EX
                                                               WB
         cmpq
                                                                   WB
                                                       ID
                                                           BR
                   .L3
         jne
         ret
```


addq is not depending on movl and ALU is free! can we execute them together?

If CPI==1 the limitation?

Data "forwarding"



Super Scalar



Super Scalar

Superscalar

- Since we have many functional units now, we should fetch/decode more instructions each cycle so that we can have more instructions to issue!
- Super-scalar: fetch/decode/issue more than one instruction each cycle
 - Fetch width: how many instructions can the processor fetch/decode each cycle
 - Issue width: how many instructions can the processor issue each cycle
- The theoretical CPI should now be

1


min(issue width, fetch width, decode width)

Superscalar: fetch/issue width == 2, theoretical CPI = 0.5

```
for(i = 0; i < count; i++) {
          s += a[i];
.L3:
                   (%rdi), %ecx
         movl
                                                M2
                                            M1
                                                    WB
                   $4, %rdi
         addq
                                    IF
                                            EX
                                        ID
                                                    WB
         addl
                   %ecx, %eax
                                        IF.
                                            ID
                                                    EX
                                                             WB
                                                         EX
                                                                 WB
                   %rdx, %rdi
                                            ID
                                                     ID
         cmpq
                                                     ID
                                                         BR
                                                                 WB
                                                 IF.
                   .L3
         jne
         ret
                         Stall because %ecx is not ready
```

Stall because we have only one ALU (structural hazard)

If we loop many times (assume perfect predictor)



Limitations of Compiler Optimizations

- If the hardware (e.g., pipeline changes), the same compiler optimization may not be that helpful
- The compiler can only optimize on static instructions, but cannot optimize dynamic instruction
 - Compiler cannot predict branches
 - Compiler does not know if cache has the data/instructions

What do you need to execution an instruction?

- Whenever the instruction is decoded put decoded instruction somewhere
- Whenever the inputs are ready all data dependencies are resolved
- Whenever the target functional unit is available

Dynamic instruction scheduling/ Out-of-order (OoO) execution

What do you need to execution an instruction?

- Whenever the instruction is decoded put decoded instruction somewhere
- Whenever the inputs are ready all data dependencies are resolved
- Whenever the target functional unit is available

Scheduling instructions: based on data dependencies

 Draw the data dependency graph, put an arrow if an instruction depends on the other.

```
(%rdi), %ecx
① movl
        $4, %rdi
② addq
3 addl
         %ecx, %eax
          %rdx, %rdi
(4) cmpq
⑤ jne
       .L3

    movl (%rdi), %ecx


② addq $4, %rdi

    addl %ecx, %eax

          %rdx, %rdi

    cmpq

10 jne
          .L3
```



- In theory, instructions without dependencies can be executed in parallel or out-of-order
- Instructions with dependencies can never be reordered

If we can predict the future ...

Consider the following dynamic instructions:

```
(%rdi), %ecx
① movl
          $4, %rdi
② addq
3 addl
          %ecx, %eax
          %rdx, %rdi
 cmpq
⑤ jne
           .L3
         (%rdi), %ecx

  movl

② addq
          $4, %rdi

® addl
          %ecx, %eax
          %rdx, %rdi

    cmpq

10 jne
           .L3
```

Which of the following pair can we reorder without affecting the correctness if the **branch prediction is perfect**?

- A. (1) and (2)
- B. (3) and (4)
- C. (3) and (6)
- D. (4) and (7)
- E. (6) and (7)

CodeOptimization2

A B C D E

If we can predict the future ...

Consider the following dynamic instructions:

```
(%rdi), %ecx
① movl
          $4, %rdi
② addq
3 addl
          %ecx, %eax
          %rdx, %rdi
 cmpq
⑤ jne
           .L3
       (%rdi), %ecx

  movl

② addq
          $4, %rdi

® addl
          %ecx, %eax
          %rdx, %rdi


    cmpq

10 jne
           .L3
```

Which of the following pair can we reorder without affecting the correctness if the **branch prediction is**

perfect?

- A. (1) and (2)
- B. (3) and (4)
- C. (3) and (6)
- D. (4) and (7)
- E. (6) and (7)



CodeOptimization2-Group

A B C D E

If we can predict the future ...

Consider the following dynamic instructions:

```
(%rdi), %ecx
1 movl
        $4, %rdi
② addq
3 addl
        %ecx, %eax
                            Can we use "branch
        %rdx, %rdi
@ cmpq
⑤ jne
        .L3
                         prediction" to predict the

    movl (%rdi), %ecx

       $4, %rdi
② addq
                      future and reorder instructions

  addl
        %ecx, %eax
        %rdx, %rdi

    cmpq

                             across the branch?
10 jne
         .L3
```

Which of the following pair can we reorder without affecting the correctness if the **branch prediction is perfect**?


- A. (1) and (2)
- B. (3) and (4)
- C. (3) and (6)
- D. (4) and (7)
- E. (6) and (7)

False dependencies

- We are still limited by false dependencies
- They are not "true" dependencies because they don't have an arrow in data dependency graph
 - WAR (Write After Read): a later instruction overwrites the source of an earlier one
 - 2 and 1, 6 and 3, 7 and 4, 7 and 6
 - WAW (Write After Write): a later instruction overwrites the output of an earlier

one

• 6 and 1



What if we can use more registers...

```
(%rdi), %ecx
          (%rdi), %ecx
① movl
                               ① movl
                                          $4, %rdi, %t0
② addq
          $4, %rdi
                               ② addq
3 addl
          %ecx, %eax
                               3 addl
                                          %ecx, %eax, %t1
          %rdx, %rdi
                                          %rdx, %t0
@ cmpq
                               @ cmpq
⑤ jne
                               ⑤ jne
          .L3
                                         .L3
                                          (%t0), %t2
          (%rdi), %ecx

    movl

  movl

g addq
          $4, %rdi
                               ② addq
                                          $4, %t0, %t3
          %ecx, %eax

  addl

  addl
                                          %t1, %t2, %t4
          %rdx, %rdi
                                          %rdx, %t3

    cmpq

© cmpq
10 jne
          .L3
                               10 jne
                                          .L3
```

All false dependencies are gone!!!

Limitations of Compiler Optimizations

- If the hardware (e.g., pipeline changes), the same compiler optimization may not be that helpful
- The compiler can only optimize on static instructions, but cannot optimize dynamic instructions
- Compilers are limited by the registers an ISA provides

Register renaming + speculative execution

• K. C. Yeager, "The Mips R10000 superscalar microprocessor," in IEEE Micro, vol. 16, no. 2, pp. 28-41, April 1996.

Register renaming

- Provide a set of physical registers and a mapping table mapping architectural registers to physical registers
 - Architectural registers are virtual registers that software can see/use
- Allocate a physical register for a new output
- Stages
 - Dispatch/Rename (REN) allocate a "physical register" for the output of a decoded instruction
 - Execute (EX, M1/M2, BR) send the instruction to its corresponding pipeline if no structural hazards
 - Write Back (WB) broadcast the result through CDB

Speculative Execution

- Exceptions (e.g. divided by 0, page fault) may occur anytime
 - A later instruction cannot write back its own result otherwise the architectural states won't be correct
- Hardware can schedule instruction across branch instructions with the help of branch prediction
 - Fetch instructions according to the branch prediction
 - However, branch predictor can never be perfect
- Execute instructions across branches
 - Speculative execution: execute an instruction before the processor know if we need to execute or not
 - Execute an instruction all operands are ready (the values of depending physical registers are generated)
 - Store results in **reorder buffer** before the processor knows if the instruction is going to be executed or not.


Problems with Speculative Execution

- Any execution of an instruction before a prior instruction finishes is considered as speculative execution
- Because it's speculative, we need to preserve the capability to restore to the states before it's executed
 - Branch mis-prediction
 - Exceptions
 - Page fault
 - Divided by zero and etc...


Why Reorder Buffer and In-Order Commit

- Reorder buffer a buffer keep track of the program order of instructions
 - Can be combined with IQ or physical registers make either as a circular queue
- Commit/WB stage should the outcome of an instruction be realized
 - An instruction can only leave the pipeline if all it's previous are committed
 - If any prior instruction failed to commit, the instruction should yield it's ROB entry, restore all it's architectural changes

Super Scalar



Register renaming



Register renaming in motion
i), %ecx IF ID REN

REN

ID

ID

IF

```
(%rdi), %ecx
  movl
           $4, %rdi
  addq
                            IF
                                ID
2
  addl
           %ecx, %eax
3
                                IF
           %rdx, %rdi
4
  cmpq
                                IF
  jne
            .L3
(5)
           (%rdi), %ecx
  movl
6
           $4, %rdi
  addq
  addl
           %ecx, %eax
           %rdx, %rdi
9
  cmpq
```

	Renamed instruction							
1	movl	(%rdi), P1						
2	addq	4, P2						
3								
4								
5								
6								
7								
8								
9								
10								

.L3

jne

	Physical Register
eax	
есх	P1
rdi	P2
rdx	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
Р3				P8			
P4				P9			
P5				P10			

```
(%rdi), %ecx
  movl
           $4, %rdi
  addq
                          IF
2
           %ecx, %eax
  addl
3
           %rdx, %rdi
4
  cmpq
  jne
(5)
           .L3
         (%rdi), %ecx
  movl
6
           $4, %rdi
  addq
  addl
           %ecx, %eax
           %rdx, %rdi
9
  cmpq
10 jne
           .L3
```

ID	REN	M1
ID	REN	EX
IF	ID	REN
IF	ID	REN
	IF	ID
	IF	ID
		IF
		IF

	Rer	named instruction
1	movl	(%rdi), P1
2	addq	\$4,%rdi, P2
3	addl	P1, %eax, P3
4	cmpq	%rdx, P2
5		
6		
7		
8		
9		
10		

Physical Register							
eax	Р3						
есх	P1						
rdi	P2						
rdx							

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
Р3	0		1	P8			
P4				P9			
P5				P10			

```
(%rdi), %ecx
  {\sf movl}
           $4, %rdi
  addq
                           IF
2
  addl
           %ecx, %eax
3
           %rdx, %rdi
4
  cmpq
  jne
           .L3
(5)
         (%rdi), %ecx
  movl
6
           $4, %rdi
  addq
           %ecx, %eax
  addl
           %rdx, %rdi
9
  cmpq
10 jne
           .L3
```

ID	REN	M1	M2	
ID	REN	EX	-	
IF	ID	REN	REN	
IF	ID	REN	EX	
	IF	ID	REN	
	IF	ID	REN	
		IF	ID	
		IF	ID	
			IF	
			IF	

(4) is no	ow exe	cuting	bef	ore ((3)	
	, 10 11						, •

	Renamed instruction							
1	movl	(%rdi), P1						
2	addq	\$4,%rdi, P2						
3	addl	P1, %eax, P3						
4	cmpq	%rdx, P2						
5	jne	.L3						
6	movl	(P2), P4						
7								
8								
9								
10								

	Physical Register
eax	Р3
есх	Р4
rdi	P2
rdx	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	1		1	P7			
Р3	0		1	P8			
P4	0		1	P9			
P5				P10			

IF

```
(%rdi), %ecx
  movl
           $4, %rdi
  addq
           %ecx, %eax
  addl
           %rdx, %rdi
  cmpq
  jne
           .L3
(5)
           (%rdi), %ecx
  movl
           $4, %rdi
  addq
  addl
           %ecx, %eax
           %rdx, %rdi
  cmpq
  jne
           .L3
```

ID	KEN	IVI I	IVIZ	WB
ID	REN	EX	-	WB
IF	ID	REN	REN	EX
IF	ID	REN	EX	-
	IF	ID	REN	BR
	IF	ID	REN	REN
		IF	ID	REN
		IF	ID	REN
			IF	ID
			IF	ID

Assume issue width == 2, can only put 2 instructions into execution

	Renamed instruction							
1	movl	(%rdi), P1						
2	addq	\$4,%rdi, P2						
3	addl	P1, %eax, P3						
4	cmpq	%rdx, P2						
5	jne	.L3						
6	movl	(P2), P4						
7	addq	\$4, P2, P5						
8	addl	P4, P3, P6						
9								
10								

Physical Register						
eax	Р3					
есх	Р4					
rdi	P5					
rdx						

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	0		1
P2	1		1	P7			
Р3	0		1	P8			
P4	0		1	P9			
P5	0		1	P10			

```
(%rdi), %ecx
  {\sf movl}
           $4, %rdi
  addq
2
  addl
           %ecx, %eax
           %rdx, %rdi
4
  cmpq
  jne
           .L3
(5)
        (%rdi), %ecx
  movl
6
           $4, %rdi
  addq
           %ecx, %eax
  addl
           %rdx, %rdi
9
  cmpq
10 jne
           .L3
```

Renamed instruction						
1 -	movl	(%rdi), P1				
2 -	addq	\$4,%rdi, P2				
3	addl	P1, %eax, P3				
4	cmpq	%rdx, P2				
5	jne	.L3				
6	movl	(P2), P4				
7	addq	\$4, P2, P5				
8	addl	P4, P3, P6				
9	cmpq	%rdx, P5				
10	jne	.L3				

ID	REN	M1	M2	WB	
ID	REN	EX	-	WB	
IF	ID	REN	REN	EX	-
IF	ID	REN	EX	-	-
	IF	ID	REN	BR	-
	IF	ID	REN	REN	M1
		IF	ID	REN	EX
		IF	ID	REN	REN
			IF	ID	REN
			IF	ID	REN
	ID IF	ID REN IF ID IF ID IF	ID REN EX IF ID REN IF ID REN IF ID IF ID IF ID	ID REN EX - IF ID REN EX IF ID REN EX IF ID REN IF ID REN IF ID REN IF ID ID IF ID IF ID	ID REN EX - WB IF ID REN EX - IF ID REN EX - IF ID REN BR IF ID REN REN IF ID REN REN IF ID REN

Physical Register						
eax	Р3					
есх	Р4					
rdi	P5					
rdx						

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	0		1
P2	1		1	P7			
Р3	0		1	P8			
P4	0		1	P9			
P5	0		1	P10			

```
(%rdi), %ecx
  {\sf movl}
           $4, %rdi
  addq
2
  addl
           %ecx, %eax
3
           %rdx, %rdi
4
  cmpq
  jne
           .L3
(5)
        (%rdi), %ecx
  movl
6
           $4, %rdi
  addq
           %ecx, %eax
  addl
           %rdx, %rdi
9
  cmpq
10 jne
           .L3
```

	Renamed instruction							
1 -	movl	(%rdi), P1						
2 -	addq	\$4,%rdi, P2						
3 -	add1	P1, %cax, P3						
4 -	cmpq	%rdx, P2						
5	jne	.L3						
6	movl	(P2), P4						
7	addq	\$4, P2, P5						
8	addl	P4, P3, P6						
9	cmpq	%rdx, P5						
10	jne	.L3						

ID	REN	M1	M2	WB		
ID	REN	EX	-	WB		
IF	ID	REN	REN	EX	-	WB
IF	ID	REN	EX	_	WB	WB
	IF	ID	REN	BR	-	WB
	IF	ID	REN	REN	M1	M2
		IF	ID	REN	EX	-
		IF	ID	REN	REN	REN
			IF	ID	REN	EX
			IF	ID	REN	REN
					RLIN	KLIN
	ID IF	ID REN IF ID IF IF	ID REN EX IF ID REN IF ID REN IF ID IF ID IF ID IF	ID REN EX - IF ID REN EX IF ID REN EX IF ID REN IF ID REN IF ID REN IF ID ID IF ID IF ID	ID REN EX - WB IF ID REN EX - IF ID REN EX - IF ID REN BR IF ID REN REN IF ID REN REN IF ID REN	ID REN EX - WB IF ID REN EX - WB IF ID REN EX - WB IF ID REN BR - IF ID REN REN M1 IF ID REN EX IF ID REN REN EX IF ID REN EX IF ID REN REN

Physical Register						
eax	Р3					
есх	Р4					
rdi	P5					
rdx						

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	0		1
P2	1		1	P7			
Р3	0		1	P8			
P4	0		1	P9			
P5	1		1	P10			

```
(%rdi), %ecx
  movl
           $4, %rdi
  addq
2
  addl
           %ecx, %eax
           %rdx, %rdi
4
  cmpq
  jne
           .L3
(5)
         (%rdi), %ecx
  {\sf movl}
6
           $4, %rdi
  addq
           %ecx, %eax
  addl
           %rdx, %rdi
9
  cmpq
  jne
           .L3
```

	Rer	named instruction
1 -	movl	(%rdi), P1
2 -	addq	\$4,%rdi, P2
3 -	add1	P1, %cax, P3
4 -	cmpq	%rdx, P2
5	jne	.L3
6	movl	(P2), P4
7	addq	\$4, P2, P5
8	addl	P4, P3, P6
9	cmpq	%rdx, P5
10	jne	.L3

ID	REN	M1	M2	WB			
ID	REN	EX	-	WB			
IF	ID	REN	REN	EX	-	WB	
IF	ID	REN	EX	-	WB	WB	
	IF	ID	REN	BR	-	WB	WB
	IF	ID	REN	REN	M1	M2	WB
		IF	ID	REN	EX	-	WB
		IF	ID	REN	REN	REN	EX
			IF	ID	REN	EX	-
			IF	ID	REN	REN	BR

Physical Register							
eax	Р3						
есх	P4						
rdi	P5						
rdx							

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	1		1
P2	1		1	P7			
Р3	0		1	P8			
P4	1		1	P9			
P5	1		1	P10			

```
(%rdi), %ecx
  {\sf movl}
           $4, %rdi
  addq
2
  addl
           %ecx, %eax
3
           %rdx, %rdi
4
  cmpq
  jne
           .L3
(5)
        (%rdi), %ecx
  movl
6
           $4, %rdi
  addq
           %ecx, %eax
  addl
           %rdx, %rdi
9
  cmpq
10 jne
           .L3
```

	Ren	amed instruction
1 -	movl	(%rdi), P1
2 -	addq	\$4,%rdi, P2
3 -	add1	P1, %eax, P3
4 -	cmpq	%rdx, P2
5	inc	·L3
6	mov1	(P2), P4
7	addq	\$4, P2, P5
8	add1	P4, P3, P6
9	cmpq	%rdx, P5
10	jne	.L3

ID	REN	M1	M2	WB				
ID	REN	EX	-	WB				
IF	ID	REN	REN	EX	-	WB		
IF	ID	REN	EX	-	WB	WB		
	IF	ID	REN	BR	-	WB	WB	
	IF	ID	REN	REN	M1	M2	WB	
		IF	ID	REN	EX	-	WB	WB
		IF	ID	REN	REN	REN	EX	WB
			IF	ID	REN	EX	-	-
			IF	ID	REN	REN	BR	_

	Physical Register
eax	Р3
есх	Р4
rdi	P5
rdx	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	0		1
P2	1		1	P7			
Р3	0		1	P8			
P4	1		1	P9			
P5	1		1	P10			

1	movl	(%rdi), %ecx
2	addq	\$4, %rdi
3	addl	%ecx, %eax
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx
7	addq	\$4, %rdi
3	addl	%ecx, %eax
9	cmpq	%rdx, %rdi
10	ine	.L3

	Ren	amed instruction
1 -	movl	(%rdi), P1
2 -	addq	\$4,%rdi, P2
3 -	addl	P1, %eax, P3
4 -	cmpq	%rdx, P2
5	jne	·LO
6	mov1	(P2), P4
7	addq	\$4, P2, P5
8	addl	P4, P3, P6
9	cmpq	%rdx, P5
10	jne	·LO

						,	VII				
IF .	ID	REN	M1	M2	WB						
IF	ID	REN	EX	-	WB				CI	PI =	= 0.5!
	IF	ID	REN	REN	EX	-	WB				
	IF	ID	REN	EX	-	WB	WB				
		IF	ID	REN	BR	_	WB	WB			
		IF	ID	REN	REN	M1	M2	WB			
			IF	ID	REN	EX	-	WB	WB		
			IF	ID	REN	REN	REN	EX	WB		
				IF	ID	REN	EX	_	-	WB	
				IF.	ID	REN	REN	RR		WR	

Physical Register							
eax	Р3						
есх	Р4						
rdi	P5						
rdx							

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	0		1
P2	1		1	P7			
Р3	0		1	P8			
P4	1		1	P9			
P5	1		1	P10			


Register renaming

```
(%rdi), %ecx
① movl
        $4, %rdi
 addq
3 addl %ecx, %eax
         %rdx, %rdi
@ cmpq
⑤ jne
       .L3
 movl (%rdi), %ecx
      $4, %rdi
g addq
® addl
         %ecx, %eax
      %rdx, %rdi
© cmpq
10 jne
         .L3
```

	IF	ID	REN	M1	M2	EX	-	BR	-	WB
1	(1) (2)									
2	(3)(4)	(1) (2)								
3	(5)(6)	(3)(4)	(1) (2)							
4	(7)(8)	(5)(6)	(3)(4)	(1)		(2)				
5	(9)(10)	(7)(8)	(5)(6)		(1)	(4)				
6		(9)(10)	(7)(8)			(3)	(4)	(5)		(1)(2)
7			(9)(10)	(6)		(7)	(3)		(5)	
8					(6)	(9)				(3)(4)
9						(8)		(10)		(5)(6)
10										(7)(8)
11										(9)(10)

Through data flow graph analysis mov1 (%rdi), %ecx

- addq \$4, %rdi
- 3 addl %ecx, %eax
- @ cmpq %rdx, %rdi
- ⑤ jne .L3
- movl (%rdi), %ecx
- ② addq \$4, %rdi
- addl %ecx, %eax
- cmpq %rdx, %rdi
- ① jne .L3
- 11 movl (%rdi), %ecx
- 12 addq \$4, %rdi
- 13 addl %ecx, %eax
- 14 cmpq %rdx, %rdi
- 15 jne .L3
- 16 movl (%rdi), %ecx



Execution time is determined by the "critical path" composed by 2, 7, 12, ..., 2+5n


WB

What about "linked list"

• For the following C code and it's translation in x86, how many cycles it takes the processor to issue all instructions? Assume the current PC is already at instruction (1) and this linked list has only three nodes. This processor can fetch and issue 2 instructions per cycle, with exactly the same register renaming hardware and pipeline as we showed previously.

```
do {
    number_of_nodes++;
    current = current->next;
} while ( current != NULL )
A. 9
B. 10
C. 11
D. 12
E. 13
```

```
① .L3: addq $8, %rdi
② movq (%rdi), %rdi
③ addl $1, %eax
④ testq %rdi, %rdi
⑤ jne .L3
```





В

 C

D

• For the following C code and it's translation in x86, how many cycles it takes the processor to issue all instructions? Assume the current PC is already at instruction (1) and this linked list has only three nodes. This processor can fetch and issue 2 instructions per cycle, with exactly the same register renaming hardware and pipeline as we showed previously.

```
do {
    number_of_nodes++;
    current = current->next;
} while ( current != NULL )

A. 9
B. 10
C. 11
D. 12
E. 13
```

```
$8, %rdi
.L3:
         addq
                   (%rdi), %rdi
         movq
                   $1, %eax
         addl
                  %rdi, %rdi
         testq
                   .L3
         jne
                  LinkedList-Group
 IF
      ID
           REN
                           WB
                 EX
                      M2
                 M1
                 BR
```

C

LinkedList-Group

A B C D E

REN EX **M2** M1 BR 3 6 10 **12**) 9

5

9)

11

15)

WB

Static instruction What about "linked list"

① .L3: addq \$8, %rdi ② movq (%rdi), %rdi

3

addl \$1, %eax

testq %rdi, %rdi

jne ·L3 Dynamic instructions

① .L3: addq \$8, %rdi ② movq (%rdi), %rdi

addl \$1, %eax

e testq %rdi, %rdi

s jne .L3

.L3: addq \$8, %rdi

movq (%rdi), %rdi

addl \$1, %eax

testq %rdi, %rdi
 jne .L3

① .L3: addq \$8, %rdi

12 movq (%rdi), %rdi

addl \$1, %eax

14 testq %rdi, %rdi

15 jne .L3

75

 For the following C code and it's translation in x86, how many cycles it takes the processor to issue all instructions? Assume the current PC is already at instruction (1) and this linked list has only three nodes. This processor can fetch and issue 2 instructions per cycle, with exactly the same register renaming hardware and pipeline as we showed previously.

```
do {
                                                              $8, %rdi
                                             .L3:
                                                      addq
    number of nodes++;
                                                              (%rdi), %rdi
                                                      movq
                                                      addl
                                                              $1, %eax
    current = current->next;
                                                              %rdi, %rdi
                                                      testq
                                           4
} while ( current != NULL )
                                                              .L3
                                                      jne
 A. 9
 B. 10
                                                       REN
                                                   ID
                                                            EX
 C. 11
                                                                 M2
                                                            M1
 D. 12
 E. 13
                                                            BR
```

WB

• For the following C code and it's translation in x86, what's average CPI? Assume the current PC is already at instruction (1) and this linked list has thousands of nodes. This processor can fetch and issue 2 instructions per cycle, with exactly the same register renaming hardware and pipeline as we showed previously.

```
showed previously.


do {

number_of_nodes++;

current = current->next,

} while ( current != NULL )
```

```
A. 0.5
       ① .L3:
                   addq
                            $8, %rdi
                            (%rdi), %rdi
B. 0.6
                   movq
                            $1, %eax
                   addl
C. 0.7
                            %rdi, %rdi
                   testq
D. 0.8
                            .L3
                   jne
E. 0.9
```





WB


• For the following C code and it's translation in x86, what's average CPI? Assume the current PC is already at instruction (1) and this linked list has thousands of nodes. This processor can fetch and issue 2 instructions per cycle, with exactly the same register renaming hardware and pipeline as we showed previously.

do {
 number_of_nodes++;
 current = current->next
BR

} while (current != NULL)
A. 0.5 ① .L3: addq \$8, %rdi
B. 0.6 ② movq (%rdi), %rdi
C. 0.7 ③ addl \$1, %eax
D. 0.8 ④ testq %rdi, %rdi

E. 0.9

jne



.L3

LinkedList2-Group

M2


Performance determined by the "critical path"

4 cycles each iteration

5 instructions per iteration

$$CPI = \frac{4}{5} = 0.8$$


① .L.	3: addq	\$8, %rdi	
2	movq	(%rdi), %rd	it
3	addl	\$1, %eax	
4	testo	q %rdi, %rdi	
(5)	jne	.L3	





In which pipeline stage can we have exceptions?


- How many of the following pipeline stages can we have exceptions?
 - ① IF
 - (2) ID
 - 3 EXE
 - 4 MEM
 - ⑤ WB
 - A. 1
 - B. 2
 - C. 3
 - D. 4
 - E. 5





In which pipeline stage can we have exceptions?

- How many of the following pipeline stages can we have exceptions?
 - ① IF
 - ② ID
 - 3 EXE
 - 4 MEM
 - ⑤ WB
 - A. 1
 - B. 2
 - C. 3
 - D. 4
 - E. 5



Exceptions-Group


In which pipeline stage can we have exceptions?

- How many of the following pipeline stages can we have exceptions?
 - 1) |F page fault, illegal address
 - 2 ID unknown instruction
 - 3 EXE divide by zero, overflow, underflow
 - 4 MEM page fault, illegal address
 - ⑤ WB
 - A. 1
 - B. 2
 - C. 3
 - D. 4
 - E. 5


Reorder Buffer (ROB)

The pipelines of Modern Processors

Intel Skylake



AMD Zen 2 (RyZen 3000 Series)



Demo: ILP within a program

 perf is a tool that captures performance counters of your processors and can generate results like branch mis-prediction rate, cache miss rates and ILP.

Announcements

- Assignment #3 due Friday
- Reading Quiz due next Monday

Computer Science & Engineering

203



