Programming Modern Processors

Hung-Wei Tseng


Recap: Three pipeline hazards

- Structural hazards resource conflicts cannot support simultaneous execution of instructions in the pipeline
- Control hazards the PC can be changed by an instruction in the pipeline
- Data hazards an instruction depending on a the result that's not yet generated or propagated when the instruction needs that


Recap: addressing hazards

- Structural hazards
 - Stall
 - Modify hardware design
- Control hazards
 - Stall
 - Static prediction
 - Dynamic prediction
- Data Hazards
 - Stall
 - Data forwarding
 - Dynamic instruction scheduling

Recap: Data "forwarding"



Super Scalar



Superscalar

- Since we have many functional units now, we should fetch/decode more instructions each cycle so that we can have more instructions to issue!
- Super-scalar: fetch/decode/issue more than one instruction each cycle
 - Fetch width: how many instructions can the processor fetch/decode each cycle
 - Issue width: how many instructions can the processor issue each cycle
- The theoretical CPI should now be

1


min(issue width, fetch width, decode width)

False dependencies

- We are still limited by false dependencies
- They are not "true" dependencies because they don't have an arrow in data dependency graph
 - WAR (Write After Read): a later instruction overwrites the source of an earlier one
 - 2 and 1, 6 and 3, 7 and 4, 7 and 6
 - WAW (Write After Write): a later instruction overwrites the output of an earlier

one

• 6 and 1



What if we can use more registers...

```
(%rdi), %ecx
          (%rdi), %ecx
① movl
                               ① movl
                                          $4, %rdi, %t0
② addq
          $4, %rdi
                               ② addq
3 addl
          %ecx, %eax
                               3 addl
                                          %ecx, %eax, %t1
          %rdx, %rdi
                                          %rdx, %t0
@ cmpq
                               @ cmpq
⑤ jne
                               ⑤ jne
          .L3
                                         .L3
                                          (%t0), %t2
          (%rdi), %ecx

    movl

  movl

g addq
          $4, %rdi
                               ② addq
                                          $4, %t0, %t3
          %ecx, %eax

  addl


® addl
                                          %t1, %t2, %t4
          %rdx, %rdi
                                          %rdx, %t3

    cmpq

© cmpq
10 jne
          .L3
                               10 jne
                                          .L3
```

All false dependencies are gone!!!


Register renaming



Speculative Execution

- Exceptions (e.g. divided by 0, page fault) may occur anytime
 - A later instruction cannot write back its own result otherwise the architectural states won't be correct
- Hardware can schedule instruction across branch instructions with the help of branch prediction
 - Fetch instructions according to the branch prediction
 - However, branch predictor can never be perfect
- Execute instructions across branches
 - Speculative execution: execute an instruction before the processor know if we need to execute or not
 - Execute an instruction all operands are ready (the values of depending physical registers are generated)
 - Store results in **reorder buffer** before the processor knows if the instruction is going to be executed or not.

Register renaming in motion



	Rena	med instruction
1 -	movl	(%rdi), P1
2 -	addq	\$4,%rdi, P2
3 •	add1	P1, %cax, P3
4 -	cmpq	%rdx, P2
5	jne	·L3
6	mov1	(P2), P4
7	addq	\$4, P2, P5
8	add1	P4, P3, P6
9	empq	%rdx, P5
10	jne	.L3

	Physical Register
eax	Р3
есх	P4
rdi	P5
rdx	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	0		1
P2	1		1	P7			
Р3	0		1	P8			
P4	1		1	P9			
P5	1		1	P10			

Outline

- Out-of-order, Dynamic instruction scheduling
- Programming on Modern Processor

1	movl	(%rdi), %ecx
2	addq	\$4, %rdi
3	addl	%ecx, %eax
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx
7	addq	\$4, %rdi
8	addl	%ecx, %eax
9	cmpq	%rdx, %rdi
$\widehat{10}$	ine	.13

	IF	ID	REN	M1	M2	EX	-	BR	-	WB
1	(1) (2)									
2	(3)(4)	(1) (2)								
3	(5)(6)	(3)(4)	(1) (2)							
4	(7)(8)	(5)(6)	(3)(4)	(1)		(2)				
5										
6										
7										
8										
9										
10										
11										

D	movl	(%rdi), %ecx
2)	addq	\$4, %rdi
3)	addl	%ecx, %eax
•	cmpq	%rdx, %rdi
9	jne	.L3
9	movl	(%rdi), %ecx
Ð	addq	\$4, %rdi
3)	addl	%ecx, %eax
9	cmpq	%rdx, %rdi
$\widehat{0}$	ine	.13

	IF	ID	REN	M1	M2	EX	-	BR	-	WB
1	(1) (2)									
2	(3)(4)	(1) (2)								
3	(5)(6)	(3)(4)	(1) (2)							
4	(7)(8)	(5)(6)	(3)(4)	(1)		(2)				
5					(1)	(4)				
6										
7										
8										
9										
10										
11										

D	movl	(%rdi), %ecx
2)	addq	\$4, %rdi
3	addl	%ecx, %eax
•	cmpq	%rdx, %rdi
<u></u>	jne	.L3
9	movl	(%rdi), %ecx
D	addq	\$4, %rdi
3	addl	%ecx, %eax
9	cmpq	%rdx, %rdi
<u>10</u>	ine	.L3

	IF	ID	REN	M1	M2	EX	-	BR	-	WB
1	(1) (2)									
2	(3)(4)	(1) (2)								
3	(5)(6)	(3)(4)	(1) (2)							
4	(7)(8)	(5)(6)	(3)(4)	(1)		(2)				
5	(9)(10)	(7)(8)	(5)(6)		(1)	(4)				
6										
7										
8										
9										
10										
11										

1	movl	(%rdi), %ecx
2	addq	\$4, %rdi
3	addl	%ecx, %eax
4	cmpq	%rdx, %rdi
(5)	jne	.L3
6	movl	(%rdi), %ecx
7	addq	\$4, %rdi
8	addl	%ecx, %eax
9	cmpq	%rdx, %rdi
$\widehat{10}$	ine	.13

	IF	ID	REN	M1	M2	EX	-	BR	-	WB
1	(1) (2)									
2	(3)(4)	(1) (2)								
3	(5)(6)	(3)(4)	(1) (2)							
4	(7)(8)	(5)(6)	(3)(4)	(1)		(2)				
5	(9)(10)	(7)(8)	(5)(6)		(1)	(4)				
6		(9)(10)	(7)(8)			(3)	(4)	(5)		(1)(2)
7										
8										
9										
10										
11										

1	movl	(%rdi), %ecx
2	addq	\$4, %rdi
3	addl	%ecx, %eax
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx
7	addq	\$4, %rdi
8	addl	%ecx, %eax
9	cmpq	%rdx, %rdi
$\widehat{10}$	ine	. L3

	IF	ID	REN	M1	M2	EX	-	BR	-	WB
1	(1) (2)									
2	(3)(4)	(1) (2)								
3	(5)(6)	(3)(4)	(1) (2)							
4	(7)(8)	(5)(6)	(3)(4)	(1)		(2)				
5	(9)(10)	(7)(8)	(5)(6)		(1)	(4)				
6		(9)(10)	(7)(8)			(3)	(4)	(5)		(1)(2)
7			(9)(10)	(6)		(7)	(3)		(5)	
8										
9										
10										
11										

1	movl	(%rdi), %ecx
2	addq	\$4, %rdi
3	addl	%ecx, %eax
4	cmpq	%rdx, %rdi
(5)	jne	.L3
6	movl	(%rdi), %ecx
7	addq	\$4, %rdi
8	addl	%ecx, %eax
9	cmpq	%rdx, %rdi
$\widehat{10}$	ine	.13

	IF	ID	REN	M1	M2	EX	-	BR	-	WB
1	(1) (2)									
2	(3)(4)	(1) (2)								
3	(5)(6)	(3)(4)	(1) (2)							
4	(7)(8)	(5)(6)	(3)(4)	(1)		(2)				
5	(9)(10)	(7)(8)	(5)(6)		(1)	(4)				
6		(9)(10)	(7)(8)			(3)	(4)	(5)		(1)(2)
7			(9)(10)	(6)		(7)	(3)		(5)	
8					(6)	(9)				(3)(4)
9										
10										
11										

1	movl	(%rdi), %ecx
2	addq	\$4, %rdi
3	addl	%ecx, %eax
4	cmpq	%rdx, %rdi
(5)	jne	.L3
6	movl	(%rdi), %ecx
7	addq	\$4, %rdi
8	addl	%ecx, %eax
9	cmpq	%rdx, %rdi
$\widehat{(10)}$	ine	.13

	IF	ID	REN	M1	M2	EX	-	BR	-	WB
1	(1) (2)									
2	(3)(4)	(1) (2)								
3	(5)(6)	(3)(4)	(1) (2)							
4	(7)(8)	(5)(6)	(3)(4)	(1)		(2)				
5	(9)(10)	(7)(8)	(5)(6)		(1)	(4)				
6		(9)(10)	(7)(8)			(3)	(4)	(5)		(1)(2)
7			(9)(10)	(6)		(7)	(3)		(5)	
8					(6)	(9)				(3)(4)
9						(8)		(10)		(5)(6)
10										
11										


1	movl	(%rdi), %ecx
2	addq	\$4, %rdi
3	addl	%ecx, %eax
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx
7	addq	\$4, %rdi
8	addl	%ecx, %eax
9	cmpq	%rdx, %rdi
$\widehat{10}$	ine	. L3

	IF	ID	REN	M1	M2	EX	-	BR	-	WB
1	(1) (2)									
2	(3)(4)	(1) (2)								
3	(5)(6)	(3)(4)	(1) (2)							
4	(7)(8)	(5)(6)	(3)(4)	(1)		(2)				
5	(9)(10)	(7)(8)	(5)(6)		(1)	(4)				
6		(9)(10)	(7)(8)			(3)	(4)	(5)		(1)(2)
7			(9)(10)	(6)		(7)	(3)		(5)	
8					(6)	(9)				(3)(4)
9						(8)		(10)		(5)(6)
10										(7)(8)
11										

D	movl	(%rdi), %ecx
2)	addq	\$4, %rdi
3	addl	%ecx, %eax
Ð	cmpq	%rdx, %rdi
9	jne	.L3
3)	movl	(%rdi), %ecx
D	addq	\$4, %rdi
3	addl	%ecx, %eax
9	cmpq	%rdx, %rdi
<u>(1)</u>	ine	.13

	IF	ID	REN	M1	M2	EX	-	BR	-	WB
1	(1) (2)									
2	(3)(4)	(1) (2)								
3	(5)(6)	(3)(4)	(1) (2)							
4	(7)(8)	(5)(6)	(3)(4)	(1)		(2)				
5	(9)(10)	(7)(8)	(5)(6)		(1)	(4)				
6		(9)(10)	(7)(8)			(3)	(4)	(5)		(1)(2)
7			(9)(10)	(6)		(7)	(3)		(5)	
8					(6)	(9)				(3)(4)
9						(8)		(10)		(5)(6)
10										(7)(8)
11										(9)(10)
										CF
										CF

Through data flow graph analysis



cmpq %rdx, %rdi

movl (%rdi), %ecx

.L3

jne

The critical path would change to movl if memory access take longer 22

WB

M2

What about "linked list"

Assume the current PC is already at instruction (1) and this linked list
has only three nodes. This processor can fetch and issue 2
instructions per cycle, with exactly the same register renaming
hardware and pipeline as we showed previously.
 Which of the following C state of the
code snippet determines the
performance?

```
A.do {
B. number_of_nodes++;
C. current = current->next;
D.} while ( current != NULL );

A B C D E
```

1	.L3:addq	\$8, %rdi
2	movq	(%rdi), %rdi
3	addl	\$1, %eax
4	testq	%rdi, %rdi
5	jne	.L3
6	.L3:addq	\$8, %rdi
7	movq	(%rdi), %rdi
8	addl	\$1, %eax
9	testq	%rdi, %rdi
10	jne	.L3

	IF	ID	REN	M1	M2	EX	-	BR	-	WB
1	(1) (2)									
2	(3)(4)	(1) (2)								
3	(5)(6)	(3)(4)	(1) (2)							
4	(7)(8)	(5)(6)	(3)(4)			(1)				
5	(9)(10)	(7)(8)	(5)(6)	(2)		(3)	(1)			
6		(9)(10)	(7)(8)		(2)		(3)			(1)
7			(9)(10)			(4)				(2)
8						(6)	(4)	(5)		(3)
9				(7)			(6)		(5)	(4)
10					(7)	(8)				(5)(6)
11						(9)	(8)			(7)
							(9)	(10)		(8)
									(10)	(9)(10)

REN EX **M2** M1 BR 3 6 10 **12**) 9

WB

Static instruction What about "linked list"

① .L3: addq \$8, %rdi
② movq (%rdi), %rdi

3

- addl \$1, %eax
- testq %rdi, %rdi jne ·L3 Dynamic instructi
 - e · L3 Dynamic instructions
 - ① .L3: addq \$8, %rdi
 - movq (%rdi), %rdi
 - 3 addl \$1, %eax
 - testq %rdi, %rdi
 - s jne .L3
 - o .L3: addq \$8, %rdi
 - movq (%rdi), %rdi
 - addl \$1, %eax
 - 9 testq %rdi, %rdi

 - ① .L3: addq \$8, %rdi
 - movq (%rdi), %rdi
 - addl \$1, %eax
 - testq %rdi, %rdi
 - 15 jne .L3

5

9)

11

13

15)

REN

WB

What about "linked list"


Performance determined by the critical path

4 cycles each iteration

5 instructions per iteration

$$CPI = \frac{4}{5} = 0.8$$

```
do {
    number_of_nodes++;
    current = current->next;
} while ( current != NULL );
                  $8, %rdi
  .L3:
          addq
                (%rdi), %rdi
          movq
                  $1, %eax
           addl
                  %rdi, %rdi
          testq
                  .L3
           jne
```



What about "linked list"


WB

For the following C code and it's translation in x86, what's average CPI? Assume the current PC is already at instruction (1) and this linked list has thousands of nodes. This processor can fetch and issue 2 instructions per cycle, with exactly the same register renaming hardware and pipeline as we showed previously.

do {
 number_of_nodes++;
 current = current->next,
BR

} while (current != NULL)

A. 0.5 ① .L3: addq \$8, %rdi (%rdi), %rdi B. 0.6 movq \$1, %eax addl C. 0.7 %rdi, %rdi testq D. 0.8 .L3 jne E. 0.9



What about "linked list"

M1 M2

Performance determined by the critical path


4 cycles each iteration

5 instructions per iteration

$$CPI = \frac{4}{5} = 0.8$$


```
do {
    number_of_nodes++;
    current = current->next;
} while ( current != NULL );

① .L3: addq $8, %rdi
② movq (%rdi), %rdi
③ addl $1, %eax
④ testq %rdi, %rdi
⑤ jne .L3
```




The pipelines of Modern Processors

Intel Skylake



AMD Zen 2 (RyZen 3000 Series)



Recap: Intel Skylake





Figure 4. Skylake core block diagram.

Intel Alder Lake



https://download.intel.com/newsroom/2021/client-computing/intel-architecture-day-2021-presentation.pdf

Summary: Characteristics of modern processor architectures

- Multiple-issue pipelines with multiple functional units available
 - Multiple ALUs
 - Multiple Load/store units
 - Dynamic OoO scheduling to reorder instructions whenever possible
- Cache
- Branch predictors

Performance Programming on Modern Processors

Demo: Popcount

- The population count (or popcount) of a specific value is the number of set bits (i.e., bits in 1s) in that value.
- Applications
 - Parity bits in error correction/detection code
 - Cryptography
 - Sparse matrix
 - Molecular Fingerprinting
 - Implementation of some succinct data structures like bit vectors and wavelet trees.

Demo: pop count

• Given a 64-bit integer number, find the number of 1s in its binary representation.

• Example 1:

Input: 9487

Output: 7

Explanation: 9487's binary

representation is

Ob10010100001111

```
int main(int argc, char *argv[]) {
     uint64_t key = 0xdeadbeef;
     int count = 1000000000;
     uint64_t sum = 0;
     for (int i=0; i < count; i++)
         sum += popcount(RandLFSR(key));
     printf("Result: %lu\n", sum);
     return sum;
```

Five implementations

Which of the following implementations will perform the best on modern pipeline

processors?

```
inline int popcount(uint64_t x){
  int c=0;
  while(x) {
      c += x & 1;
      x = x >> 1;
    }
  return c;
}
```

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
     int c = 0;
     for (uint64_t i = 0; i < 16; i++)
         switch((x \& 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x >> 4;
     return c;
```

Five implementations

Which of the following implementations will perform the best on modern pipeline

processors?

```
inline int popcount(uint64_t x){
  int c=0;
  while(x) {
      c += x & 1;
      x = x >> 1;
    }
  return c;
}
```

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
  int c = 0;
  while(x) {
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
}
```

```
fline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
    2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64 t x) {
     int c = 0:
     for (uint64 t i = 0; i < 16; i++)
         switch((x \& 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x >> 4;
     return c;
```

Why is B better than A?

- How many of the following statements explains the reason why B outperforms A with compiler optimizations
 - ① B has lower dynamic instruction count than A
 - ② B has significantly lower branch mis-prediction rate than A
 - B has significantly fewer branch instructions than A
 - B can incur fewer data hazards

```
A. 0
```

B. 1

C. 2

D. 3

E. 4

```
inline int popcount(uint64_t x){
  int c=0;
  while(x) {
    c += x & 1;
    x = x >> 1;
  }
  return c;
}
```

Why is B better than A?

```
inline int popcount(uint64_t x){
   int c=0;
   while(x) {
        c += x & 1;
        x = x >> 1;
     }
   return c;
}
```

```
inline int popcount(uint64_t x) {
  int c = 0;
  while(x) {
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
}
return c;
}
```

```
compiler reorder
                                    instructions and rename
                   %eax %ecx
           movl
                                       registers to mitigate
                    $1, %ecx
           andl
                                     hazards and exploit ILP
                    %ecx, %edx
           addl
           shrq
                   %rax
                                      %ecx, %eax
                              movl
           jne
                    .L6
                                      $1, %eax
                              andl
                              addl
           5*n instructions
                                      %edx, %eax
                                      %rcx, %rdx
                              movq
                              shrq
                                     %rdx
                                      $1, %edx
                              andl
                              addl
                                      %eax, %edx
                                      %rcx, %rax
                              movq
                                     $2, %rax
                              shrq
                                      $1, %eax
                              andl
                              addl
                                      %edx, %eax
                                      %rcx, %rdx
                              movq
15*(n/4) = 3.75*n instructions
                                     $3, %rdx
                              shrq
                                      $1, %edx
                              andl
                              addl
                                      %eax, %edx
                                      $4, %rcx
                              shrq
                                      .L6
                              jne
```

Only one branch for four iterations in A

Why is B better than A?

- How many of the following statements explains the reason why B outperforms A with compiler optimizations
 - B has lower dynamic instruction count than A
 - ② B has significantly lower branch mis-prediction rate than A
 - B has significantly fewer branch instructions than A
 - B can incur fewer data hazards
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4

```
inline int popcount(uint64_t x){
  int c=0;
  while(x) {
    c += x & 1;
    x = x >> 1;
  }
  return c;
}
```

Announcements

- Assignment #3 due Friday
- Reading Quiz due next Monday

Computer Science & Engineering

203



