

## Memory Hierarchy Inside Out: (2) The A, B, C s of caches

Hung-Wei Tseng

#### von Neuman Architecture








#### **Program**


0f00bb27 00c2e800 Instructions 509cbd23 80000008 00005d24 00c2f000 0000bd24 8000000 2ca422a0 00c2f800 130020e4 80000008 00003d24 00c30000 2ca4e2b3 80000008

Storage

#### Recap: Performance gap between Processor/Memory



**Memory Hierarchy** 



#### **Code locality**

```
for(uint32_t i = 0; i < m; i++) {
    result = 0;
    for(uint32_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

repeat many times — temporal locality!

```
keep going to the next instruction — spatial locality
```


```
spatial locality
i = 0;
while(i < m) {</pre>
    result = 0;
    j = 0;
    while(j < n) {
        a = matrix[i][j];
        b = vector[j];
        temp = a*b;
        result = result + temp
    output[i] = result;
    i++;
```

#### Locality

- Spatial locality application tends to visit nearby stuffs in the memory
  - Code the current instruction, and then the next

# Most of time, your program is just visiting a limited amount of data/instructions within a code—loops, figiven timeframe

Data — the same data can be read/write many times



Tell if the block here can be used Tell if the block here is modified

\\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	٥	tag	<b>0123456789ABCDEF</b>				
1	1	0x000	This is CS 2 3:				
1	1	0x001	Advanced Compute				
1	0	0xF07	r Architecture!				
0	1	0x100	This is CS 203:				
1	1	0x310	Advanced Compute				
1	1	0x450	r Architecture!				
0	1	0x006	This is CS 203:				
0	1	0x537	Advanced Compute				
1	1	0x266	r Architecture!				
1	1	0x307	This is CS 203:				
0	1	0x265	Advanced Compute				
0	1	0x80A	r Architecture!				
1	1	0x620	This is CS 203:				
1	1	0x630	Advanced Compute				
1	0	0x705	r Architecture!				
0	1	0x216	This is CS 203:				

tan

#### **Outline**

- Architecting the cache
- The A, B, Cs of the cache

Processor Core

Registers

load

Hash-like structure — direct-mapped cache

**V D** data tag block offset **0123456789ABCDEF** tag 0x00 This is index **Advanced Compute** 0x10 load 0x0008 r Architecture! 0xA1 0x10 This is **CS** 203: 0x31 Advanced Compute r Architecture! 0x45 0x404 This is **CS** 203: 0 0x41 0x68 **Advanced Compute** 0 0x40 not found, r Architecture! go to lower-level memo 0x29 **0xDE** This is CS 203: 0 **0xCB Advanced Compute** 

0x8A

0x60

0x70

0x10

0x11

203:

r Architecture!

This is **CS** 203:

r Architecture!


This is **CS** 203:

**Advanced Compute** 

0

0

#### What happens when we read data



- Processor sends load request to L1-\$
  - if hit
    - return data
  - if miss
    - Fetch a block
    - Select a victim block
      - If the target is not occupied place the fetched block in the target location
      - If the target is full select a victim block using some policy

## Let's simulate the simple cache!

#### Simulate a direct-mapped cache

 A direct mapped (1-way) cache with 256 bytes total capacity, a block size of 16 bytes

• # of blocks = 
$$\frac{256}{16}$$
 = 16

- lg(16) = 4 : 4 bits are used for the index
- lg(16) = 4 : 4 bits are used for the byte offset
- The tag is 64 (4 + 4) = 56 bits

#### Matrix vector revisited

```
for(uint32_t i = 0; i < m; i++) {
    result = 0;
    for(uint32_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

## Matrix vector revisited tag index

```
for(uint32_t i = 0; i < m; i++) {
    result = 0;
    for(uint32_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

tag	

#### index

	Address (Hex)	Address (Binary)
&a[0][0]	0x558FE0A1D3 <mark>3</mark> 0	0b10101100011111111000001010000111010011 <mark>0011</mark> 0000
&b[0]	0x558FE0A1DC <mark>3</mark> 0	0b1010110001111111100000101000011101110
&a[0][1]	0x558FE0A1D3 <mark>3</mark> 8	0b10101100011111111000001010000111010011 <mark>0011</mark> 1000
&b[1]	0x558FE0A1DC <mark>3</mark> 8	0b1010110001111111100000101000011101110
&a[0][2]	0x558FE0A1D3 <mark>4</mark> 0	0b1010110001111111000001010000111010011 <mark>0100</mark> 0000
&b[2]	0x558FE0A1DC <mark>4</mark> 0	0b1010110001111111100000101000011101110
&a[0][3]	0x558FE0A1D3 <mark>4</mark> 8	0b10101100011111111000001010000111010011 <mark>0100</mark> 1000
&b[3]	0x558FE0A1DC <mark>4</mark> 8	0b1010110001111111100000101000011101110
&a[0][4]	0x558FE0A1D3 <mark>5</mark> 0	0b10101100011111111000001010000111010011 <mark>0101</mark> 0000
&b[4]	0x558FE0A1DC <mark>5</mark> 0	0b1010110001111111100000101000011101110
&a[0][5]	0x558FE0A1D3 <mark>5</mark> 8	0b10101100011111111000001010000111010011 <mark>0101</mark> 1000
&b[5]	0x558FE0A1DC <mark>5</mark> 8	0b1010110001111111100000101000011101110
&a[0][6]	0x558FE0A1D3 <mark>6</mark> 0	0b10101100011111111000001010000111010011 <mark>0110</mark> 0000
&b[6]	0x558FE0A1DC <mark>6</mark> 0	0b1010110001111111100000101000011101110
&a[0][7]	0x558FE0A1D3 <mark>6</mark> 8	0b10101100011111111000001010000111010011 <mark>0110</mark> 1000
&b[7]	0x558FE0A1DC <mark>6</mark> 8	0b1010110001111111100000101000011101110
&a[0][8]	0x558FE0A1D3 <mark>7</mark> 0	0b1010110001111111000001010000111010011 <mark>0111</mark> 0000
&b[8]	0x558FE0A1DC <mark>7</mark> 0	0b1010110001111111100000101000011101110
&a[0][9]	0x558FE0A1D3 <mark>7</mark> 8	0b1010110001111111000001010000111010011 <mark>0111</mark> 1000
&b[9]	0x558FE0A1DC <mark>7</mark> 8	0b1010110001111111100000101000011101110

### Simulate a direct-mapped cache

V	D	Tag	Data
0	0		
0	0		
0	0		
1	0	0x558FE0A1DC	b[0], b[1]
1	0	0x558FE0A1DC	_b[2], b[3]
0	0		
0	0		
0	0		
0	0		
0	0		This cache doesn't work!
0	0		— collisions!
0	0		— Comsions:
0	0		
0	0		
0	0		
0	0		

	Address (Hex)	
&a[0][0]	0x558FE0A1D3 <mark>3</mark>	0 mis
&b[0]	0x558FE0A1DC3	0 mis
&a[0][1]	0x558FE0A1D3 <mark>3</mark>	8 <b>mis</b>
&b[1]	0x558FE0A1DC3	8 <b>mis</b>
&a[0][2]	0x558FE0A1D3 <mark>4</mark>	0 mis
&b[2]	0x558FE0A1DC4	0 mis
&a[0][3]	0x558FE0A1D3 <mark>4</mark>	8 <b>mis</b> :
&b[3]	0x558FE0A1DC4	8 <b>mis</b> :
&a[0][4]	0x558FE0A1D3 <mark>5</mark>	0 mis
&b[4]	0x558FE0A1DC5	0 mis
&a[0][5]	0x558FE0A1D3 <mark>5</mark>	8 <b>mis</b>
&b[5]	0x558FE0A1DC5	8 <b>mis</b>
&a[0][6]	0x558FE0A1D36	0 mis
&b[6]	0x558FE0A1DC6	0 mis
&a[0][7]	0x558FE0A1D36	8 <b>mis</b>
&b[7]	0x558FE0A1DC6	8 <b>mis</b>
&a[0][8]	0x558FE0A1D3 <mark>7</mark>	0 mis
&b[8]	0x558FE0A1DC7	0 mis
&a[0][9]	0x558FE0A1D3 <mark>7</mark>	8
&b[9]	0x558FE0A1DC7	8

**Processor** Core

Registers

Hash-like structure — direct-mapped cache

block offset tag inde load 0x00


0x40 load

0x40 not found, go to lower-level memo

The biggest issue with hash is — Collision!

V D		tag	data 0123456789ABCDEF
1	1	0x00	This is CS 203:
1	1	0x10	Advanced Compute
1	0	0xA1	r Architecture!
0	1	0x10	This is CS 203:
1	1	0x31	Advanced Compute
1	1	0x45	r Architecture!
0	1	0x41	This is CS 203:
0	1	0x68	Advanced Compute
1	1	0x29	r Architecture!
1	1	0xDE	This is CS 203:
0	1	0xCB	Advanced Compute
0	1	0x8A	r Architecture!
1	1	0x60	This is CS 203:
1	1	0x70	Advanced Compute
1	0	0x10	r Architecture!
0	1	0x11	This is CS 203:

#### Way-associative cache



#### Now, 2-way, same-sized cache

 A 2-way cache with 256 bytes total capacity, a block size of 16 bytes

• # of blocks = 
$$\frac{256}{16}$$
 = 16  
• # of sets =  $\frac{16}{2}$  = 8 (2-way: 2 blocks in a set)

- lg(8) = 3:3 bits are used for the index
- lg(16) = 4 : 4 bits are used for the byte offset
- The tag is 64 (4 + 4) = 56 bits
- For example: 0x 8 0 0 0 0 0 0 8 0 = 0b1000 0000 0000 0000 0000 0000 1000 0000 tag

## Matrix vector revisited tag index

```
tag index
```

```
for(uint32_t i = 0; i < m; i++) {
    result = 0;
    for(uint32_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

	Address (Hex)	Address (Binary)
&a[0][0]	0x558FE0A1D3 <mark>3</mark> 0	0b10101100011111110000010100001110100110 <mark>011</mark> 0000
&b[0]	0x558FE0A1DC <mark>3</mark> 0	0b10101100011111110000010100001110111000 <mark>011</mark> 0000
&a[0][1]	0x558FE0A1D3 <mark>3</mark> 8	0b10101100011111110000010100001110100110 <mark>011</mark> 1000
&b[1]	0x558FE0A1DC <mark>3</mark> 8	0b1010110001111111100000101000011101110
&a[0][2]	0x558FE0A1D340	0b10101100011111110000010100001110100110 <mark>100</mark> 0000
&b[2]	0x558FE0A1DC40	0b10101100011111110000010100001110111000 <mark>100</mark> 0000
&a[0][3]	0x558FE0A1D348	0b10101100011111110000010100001110100110 <mark>100</mark> 1000
&b[3]	0x558FE0A1DC48	0b1010110001111111100000101000011101110
&a[0][4]	0x558FE0A1D350	0b10101100011111110000010100001110100110 <mark>101</mark> 0000
&b[4]	0x558FE0A1DC50	0b10101100011111110000010100001110111000 <mark>101</mark> 0000
&a[0][5]	0x558FE0A1D358	0b10101100011111110000010100001110100110 <mark>101</mark> 1000
&b[5]	0x558FE0A1DC58	0b10101100011111110000010100001110111000 <mark>101</mark> 1000
&a[0][6]	0x558FE0A1D360	0b10101100011111110000010100001110100110 <mark>110</mark> 0000
&b[6]	0x558FE0A1DC60	0b10101100011111110000010100001110111000 <mark>110</mark> 0000
&a[0][7]	0x558FE0A1D368	0b10101100011111110000010100001110100110 <mark>110</mark> 1000
&b[7]	0x558FE0A1DC68	0b1010110001111111100000101000011101110
&a[0][8]	0x558FE0A1D370	0b10101100011111110000010100001110100110 <mark>111</mark> 0000
&b[8]	0x558FE0A1DC70	0b10101100011111110000010100001110111000 <mark>111</mark> 0000
&a[0][9]	0x558FE0A1D378	0b10101100011111110000010100001110100110 <mark>111</mark> 1000
&b[9]	0x558FE0A1DC78	0b1010110001111111100000101000011101110

#### Simulate a 2-way cache

V	D	Tag	Data	V	D	Tag	Data
0	0			0	0		
0	0			0	0		
0	0			0	0		
1	0	0xAB1FC143A6	a[0][0], a[0][1]	1	0	0xAB1FC143B8	b[0], b[1]
1	0	0xAB1FC143A6	a[0][2], a[0][3]	1	0	0xAB1FC143B8	b[2], b[3]
0	0			0	0		
0	0			0	0		
0	0			0	0		

	Address (Hex)	Tag	Index	
&a[0][0]	0x558FE0A1D330	0xAB1FC143A6	0x3	miss
&b[0]	0x558FE0A1DC30	0xAB1FC143B8	0x3	miss
&a[0][1]	0x558FE0A1D338	0xAB1FC143A6	0x3	hit
&b[1]	0x558FE0A1DC38	0xAB1FC143B8	0x3	hit
&a[0][2]	0x558FE0A1D340	0xAB1FC143A6	0x4	miss
&b[2]	0x558FE0A1DC40	0xAB1FC143B8	0x4	miss
&a[0][3]	0x558FE0A1D348	0xAB1FC143A6	0x4	hit
&b[3]	0x558FE0A1DC48	0xAB1FC143B8	0x4	hit
&a[0][4]	0x558FE0A1D350	0xAB1FC143A6	0x5	miss
&b[4]	0x558FE0A1DC50	0xAB1FC143B8	0x5	miss
&a[0][5]	0x558FE0A1D358	0xAB1FC143A6	0x5	hit
&b[5]	0x558FE0A1DC58	0xAB1FC143B8	0x5	hit
&a[0][6]	0x558FE0A1D360	0xAB1FC143A6	0x6	miss
&b[6]	0x558FE0A1DC60	0xAB1FC143B8	0x6	miss
&a[0][7]	0x558FE0A1D368	0xAB1FC143A6	0x6	hit
&b[7]	0x558FE0A1DC68	0xAB1FC143B8	0x6	hit
&a[0][8]	0x558FE0A1D370	0xAB1FC143A6	0x7	miss
&b[8]	0x558FE0A1DC70	0xAB1FC143B8	0x7	miss
&a[0][9]	0x558FE0A1D378	0xAB1FC143A6	0x7	hit
&b[9]	0x558FE0A1DC78	0xAB1FC143B8	0x7	hit

## Put everything all together: How cache interacts with CPU

#### What happens when we write data



- Processor sends load request to L1-\$
  - if hit
    - return data set DIRTY
  - if miss
    - Select a victim block
      - If the target "set" is not full select an empty/invalidated block as the victim block
      - If the target "set is full select a victim block using some policy
      - LRU is preferred to exploit temporal locality!

- Write back the block to lower-level memory hierarchy
- Fetch the requesting block from lower-level memory hierarchy and place in the victim block

If write-back or fetching causes any miss, repeat the same process

Present the write "ONLY" in L1 and set DIRTY

- 0xDEADBE EF
- Write & Set dirty Write &Set dirty

write back


**L2**\$

write back 0 x ?a???BE

fetch block **0**xDEADBE

**DRAM** 

#### What happens when we read data




- Processor sends load request to L1-\$
  - if hit
    - return data
  - if miss
    - Select a victim block
      - If the target "set" is not full select an empty/invalidated block as the victim block
      - If the target "set is full select a victim block using some policy
      - LRU is preferred to exploit temporal locality!

If the victim block is "dirty" & "valid"

- Write back the block to lower-level memory hierarchy
- Fetch the requesting block from lower-level memory hierarchy and place in the victim block
- If write-back or fetching causes any miss, repeat the same process

#### Way-associative cache



## The A, B, Cs of your cache

#### C = ABS

- C: Capacity in data arrays
- A: Way-Associativity how many blocks within a set
  - N-way: N blocks in a set, A = N
  - 1 for direct-mapped cache
- B: Block Size (Cacheline)
  - How many bytes in a block
- S: Number of Sets:
  - A set contains blocks sharing the same index
  - 1 for fully associate cache



#### Corollary of C = ABS

tag index offset 0b0000100000100100

memory address:

- number of bits in block offset lg(B)
- number of bits in set index: Ig(S)
- tag bits: address\_length lg(S) lg(B)
  - address\_length is 64 bits for 64-bit machine address
- $\frac{1}{block\_size} \pmod{S} = \text{set index}$

- L1 data (D-L1) cache configuration of NVIDIA Tegra X1 (used by Nintendo Switch and Jetson Nano)
  - Size 32KB, 4-way set associativity, 64B block
  - Assume 64-bit memory address

Which of the following is correct?

- A. Tag is 49 bits
- B. Index is 8 bits
- C. Offset is 7 bits
- D. The cache has 1024 sets
- E. None of the above



- L1 data (D-L1) cache configuration of NVIDIA Tegra X1 (used by Nintendo Switch and Jetson Nano)
  - Size 32KB, 4-way set associativity, 64B block
  - Assume 64-bit memory address
  - Which of the following is correct?
    - A. Tag is 49 bits
    - B. Index is 8 bits
    - C. Offset is 7 bits
    - D. The cache has 1024 sets
  - E. None of the above

$$C = A \times B \times S$$

$$32KB = 4 \times 64B \times S$$

$$S = \frac{32KB}{4 \times 64B} = 128$$

$$index = log_2(128) = 7 \ bits$$

$$offset = log_2(64) = 6 bits$$

$$tag = 64 - 7 - 6 = 51$$
 bits


#### intel Core i7

- L1 data (D-L1) cache configuration of Core i7
  - Size 32KB, 8-way set associativity, 64B block
  - Assume 64-bit memory address
  - Which of the following is NOT correct?
    - A. Tag is 52 bits
    - B. Index is 6 bits
    - C. Offset is 6 bits
    - D. The cache has 128 sets



#### intel Core i7

- L1 data (D-L1) cache configuration of Core i7
  - Size 32KB, 8-way set associativity, 64B block
  - Assume 64-bit memory address
  - Which of the following is NOT correct?
    - A. Tag is 52 bits
    - B. Index is 6 bits
    - C. Offset is 6 bits
    - D. The cache has 128 sets



#### intel Core i7

- L1 data (D-L1) cache configuration of Core i7
  - Size 32KB, 8-way set associativity, 64B block
  - Assume 64-bit memory address
  - Which of the following is NOT correct?
    - A. Tag is 52 bits
    - B. Index is 6 bits
    - C. Offset is 6 bits
    - D. The cache has 128 sets

$$C = A \times B \times S$$
$$32KB = 8 \times 64B \times S$$

$$S = \frac{32KB}{8 \times 64B} = 64$$

$$index = log_2(64) = 6 \ bits$$
  
 $offset = log_2(64) = 6 \ bits$   
 $tag = 64 - 6 - 6 = 52 \ bits$ 

- D-L1 Cache configuration of NVIDIA Tegra X1
  - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

#### What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%



- D-L1 Cache configuration of NVIDIA Tegra X1
  - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

#### What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%



#### 100% miss rate!

• Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384]; /* \ a = 0 \times 10000, \ b = 0 \times 20000, \ c = 0 \times 30000, \ d = 0 \times 40000, \ e = 0 \times 50000 \ */ s = 128 offset = lg(64) = 6 \text{ bits} e[i] = (a[i] * b[i] + c[i])/d[i]; e[i] = (a[i], b[i], c[i], d[i], and then store to e[i]
```

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[0]	0×10000	0 <mark>b0001000</mark> 00000000000000	8x0	0x0	Miss	
b[0]	0x20000	0 <mark>b0010000</mark> 00000000000000	0x10	0x0	Miss	
c[0]	0x30000	0 <mark>b0011000</mark> 00000000000000	0x18	0x0	Miss	
d[0]	0×40000	0 <mark>b0100000</mark> 00000000000000	0x20	0x0	Miss	
e[0]	0x50000	0 <mark>b0101000</mark> 00000000000000	0x28	0x0	Miss	a[0-7]
a[1]	0x10008	0 <mark>b0001000</mark> 00000000001000	0x8	0x0	Miss	b[0-7]
b[1]	0x20008	0b00100000000000001000	0x10	0x0	Miss	c[0-7]
c[1]	0x30008	0b00110000000000001000	0x18	0x0	Miss	d[0-7]
d[1]	0x40008	0b01000000000000001000	0x20	0x0	Miss	e[0-7]
e[1]	0x50008	0b01010000000000001000	0x28	0x0	Miss	a[0-7]
	<u>:</u>	<u>:</u>	:	:		<u>:</u>
:					:	

- D-L1 Cache configuration of NVIDIA Tegra X1
  - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%

#### Knowing the cache performance in the play!

- Valgrind
  - valgrind --tool=cachegrind cmd
  - cachegrind is a tool profiling the cache performance
- Performance counter
  - Intel® Performance Counter Monitor http://www.intel.com/ software/pcm/
  - perf stat -d -d -d [cmd]

#### Announcement

- Regarding assignments
  - Please follow the EXACT instructions any small thing you missed in the document can lead to undesirable outcome
  - Some of you complain more guidance and instructions and some you complain about the length of the content that's why we need office hours
  - Start early
    - We don't work 24/7 and we cannot help you last minute
    - Server could get busy last minute, too.
    - Gradescope has different test cases than released ones to prevent any shortcut of performance results you have to test your code carefully to prevent failed execution on gradescope.
  - Assignment 2 is already up and please START NOW
  - C++ programming can't the demo regarding performance convince you to use C/C++?
  - Any kind of cheating is NOT ALLOWED
    - Gradescope has similarity check on your code, we've identified cases with 100% similarity and will directly send these cases to misconduct office if any were identified again.
    - We log everything on our servers.
    - Midterm will be on gradescope as well and we will run these checks
- Reading quiz due this Wednesday

# Computer Science & Engineering

203



