

Data Hazards & Dynamic Instruction Scheduling (I)

Hung-Wei Tseng

Recap: Pipelining



Recap: Pipelining



Recap: Three pipeline hazards

- Structural hazards resource conflicts cannot support simultaneous execution of instructions in the pipeline
- Control hazards the PC can be changed by an instruction in the pipeline
- Data hazards an instruction depending on a the result that's not yet generated or propagated when the instruction needs that

Recap: addressing hazards

- Structural hazards
 - Stall
 - Modify hardware design
- Control hazards
 - Stall
 - Static prediction
 - Dynamic prediction

Outline

- Data hazards
 - Data forwarding
- SuperScalar
- Out-of-order, Dynamic instruction scheduling

Data hazards

Data hazards

- An instruction currently in the pipeline cannot receive the "logically" correct value for execution
- Data dependencies
 - The output of an instruction is the input of a later instruction
 - May result in data hazard if the later instruction that consumes the result is still in the pipeline

Solution 1: Let's try "stall" again

 Whenever the input is not ready when the consumer is decoding, just stall — the consumer stays at ID.


we have the value for %edx already! Why another cycle?

```
(%rdi),
                                         M2
movl
                   %eax
                                             WB
          (%rsi), %edx
                                         M1
                                             M2
movl
                                                      M1
                                          ID
                                                              WB
         %edx, (%rdi)
movl
                                          IF
                                                  IF
                                                      ID
                                                          M1
                                                              M2
                                                                  WB
         %eax, (%rsi)
movl
```

Solution 2: Data forwarding

 Add logics/wires to forward the desired values to the demanding instructions

Data "forwarding"



Single pipeline

```
for(i = 0; i < count; i++) {
         s += a[i];
.L3:
                  (%rdi), %ecx
         movl
                                              M2
                                                  WB
                                          M1
         addl
                  %ecx, %eax
                                       IF.
                                                          WB
                                           ID
                                              ID
                                                  EX
         addq
                $4, %rdi
                                           IF.
                                               IF.
                                                  ID
                                                      EX
                                                              WB
                 %rdx, %rdi
                                                       ID
                                                          EX
                                                   IF.
                                                                  WB
         cmpq
                                                                      WB
                                                              BR
                                                       IF
         jne
                  .L3
                                                           ID
         ret
```


Outline

- Make CPI go below 1 Super Scalar
- Dynamic Out of Order execution
- Modern processor design

Outline

- Make CPI go below 1 Super Scalar
- Dynamic Out of Order execution
- Modern processor design

Data "forwarding"



Compiler optimization


```
for(i = 0; i < count; i++) {
         s += a[i];
.L3:
                   (%rdi), %ecx
         movl
                                               M2
                                                   WB
                   $4, %rdi
         addq
                                        IF.
                                            ID
                                               EX
                                                       WB
                  %ecx, %eax
         addl
                                            IF
                                                ID
                                                    EX
                                                            WB
                  %rdx, %rdi
                                                IF.
                                                    ID
                                                        EX
                                                                WB
         cmpq
                                                                    WB
                                                        ID
                                                            BR
                   .L3
         jne
         ret
                         addq is not depending on movl and
```

ALU is free! can we execute them


together?

If CPI==1 the limitation?

Data "forwarding"



Super Scalar



Super Scalar

Superscalar


- Since we have many functional units now, we should fetch/ decode more instructions each cycle so that we can have more instructions to issue!
- Super-scalar: fetch/decode/issue more than one instruction each cycle
 - Fetch width: how many instructions can the processor fetch/ decode each cycle
 - Issue width: how many instructions can the processor issue each cycle

Superscalar: fetch/issue width == 2

```
for(i = 0; i < count; i++) {
          s += a[i];
.L3:
                   (%rdi), %ecx
         movl
                                                M2
                                                    WB
                   $4, %rdi
         addq
                                    IF
                                        ID
                                            EX
                                                    WB
                   %ecx, %eax
         addl
                                        IF.
                                            ID
                                                ID |
                                                    EX
                                                            WB
                   %rdx, %rdi
                                                        EX
                                                                WB
                                            ID
         cmpq
                                                IF.
                                                        BR
                                                                WB
                   .L3
         jne
         ret
                          Stall because %ecx is not ready
```

Stall because we have only one ALU (structural hazard)

If we loop many times (assume perfect predictor)



Limitations of Compiler Optimizations

- If the hardware (e.g., pipeline changes), the same compiler optimization may not be that helpful
- The compiler can only optimize on static instructions, but cannot optimize dynamic instructions

What do you need to execution an instruction?

- Whenever the instruction is decoded put decoded instruction somewhere
- Whenever the inputs are ready all data dependencies are resolved
- Whenever the target functional unit is available

Dynamic instruction scheduling/ Out-of-order (OoO) execution

What do you need to execution an instruction?

- Whenever the instruction is decoded put decoded instruction somewhere
- Whenever the inputs are ready all data dependencies are resolved
- Whenever the target functional unit is available

Scheduling instructions: based on data dependencies

 Draw the data dependency graph, put an arrow if an instruction depends on the other.

```
(%rdi), %ecx
① movl
        $4, %rdi
② addq
3 addl
          %ecx, %eax
          %rdx, %rdi
(4) cmpq
⑤ jne
       .L3

    movl (%rdi), %ecx


        $4, %rdi
② addq

    addl %ecx, %eax

          %rdx, %rdi

    cmpq

10 jne
          .L3
```




- In theory, instructions without dependencies can be executed in parallel or out-of-order
- Instructions with dependencies can never be reordered

False dependencies

- We are still limited by false dependencies
- They are not "true" dependencies because they don't have an arrow in data dependency graph
 - WAR (Write After Read): a later instruction overwrites the source of an earlier one
 - 2 and 1, 6 and 3, 7 and 4, 7 and 6
 - WAW (Write After Write): a later instruction overwrites the output of an earlier

one

• 6 and 1



What if we can use more registers...

```
(%rdi), %ecx
          (%rdi), %ecx
① movl
                               ① movl
                                          $4, %rdi, %t0
② addq
          $4, %rdi
                               ② addq
3 addl
          %ecx, %eax
                               3 addl
                                          %ecx, %eax, %t1
          %rdx, %rdi
                                          %rdx, %t0
@ cmpq
                               @ cmpq
⑤ jne
                               ⑤ jne
          .L3
                                         .L3
                                          (%t0), %t2
          (%rdi), %ecx

    movl

  movl

g addg
          $4, %rdi
                               ② addq
                                          $4, %t0, %t3
          %ecx, %eax

  addl

® addl
                                          %t1, %t2, %t4
          %rdx, %rdi
                                          %rdx, %t3

    cmpq

© cmpq
10 jne
          .L3
                               10 jne
                                          .L3
```

All false dependencies are gone!!!

Limitations of Compiler Optimizations

- If the hardware (e.g., pipeline changes), the same compiler optimization may not be that helpful
- The compiler can only optimize on static instructions, but cannot optimize dynamic instructions
- Compilers are limited by the registers an ISA provides

Register renaming + speculative execution

- K. C. Yeager, "The Mips R10000 superscalar microprocessor," in IEEE Micro, vol. 16, no. 2, pp. 28-41, April 1996.
- R. E. Kessler, "The Alpha 21264 microprocessor," in IEEE Micro, vol. 19, no. 2, pp. 24-36,
 March-April 1999.


Register renaming

- Provide a set of physical registers and a mapping table mapping architectural registers to physical registers
 - Architectural registers are virtual registers that software can see/use
- Allocate a physical register for a new output
- Stages
 - Dispatch/Rename (REN) allocate a "physical register" for the output of a decoded instruction
 - Execute (EX, M1/M2, BR) send the instruction to its corresponding pipeline if no structural hazards
 - Write Back (WB) broadcast the result through CDB


Speculative Execution

- Exceptions (e.g. divided by 0, page fault) may occur anytime
 - A later instruction cannot write back its own result otherwise the architectural states won't be correct
- Hardware can schedule instruction across branch instructions with the help of branch prediction
 - Fetch instructions according to the branch prediction
 - However, branch predictor can never be perfect
- Execute instructions across branches
 - Speculative execution: execute an instruction before the processor know if we need to execute or not
 - Execute an instruction all operands are ready (the values of depending physical registers are generated)
 - Store results in **reorder buffer** before the processor knows if the instruction is going to be executed or not.

Super Scalar



Register renaming



Register renaming

```
(%rdi), %ecx
① movl
          $4, %rdi
  addq
3 addl
          %ecx, %eax
          %rdx, %rdi
@ cmpq
⑤ jne
          .L3
  movl (%rdi), %ecx
        $4, %rdi
g addq
 addl
          %ecx, %eax
         %rdx, %rdi
© cmpq
10 jne
          .L3
```

	IF	ID	REN	M1	M2	EX	-	BR	-	WB
1	(1) (2)									
2	(3)(4)	(1) (2)								
3	(5)(6)	(3)(4)	(1) (2)							
4	(7)(8)	(5)(6)	(3)(4)	(1)		(2)				
5	(9)(10)	(7)(8)	(5)(6)		(1)	(4)				
6		(9)(10)	(7)(8)			(3)	(4)	(5)		(1)(2)
7			(9)(10)	(6)		(7)	(3)		(5)	
8					(6)	(9)				(3)(4)
9						(8)		(10)		(5)(6)
10										(7)(8)
11										(9)(10)

Register renaming in motion.), %ecx IF ID REN

ID

ID

IF.

```
(%rdi), %ecx
  movl
           $4, %rdi
  addq
                           IF
                               ID
                                   REN
2
  addl
           %ecx, %eax
3
                               IF
           %rdx, %rdi
4
  cmpq
                               IF
  jne
           .L3
(5)
          (%rdi), %ecx
  movl
6
           $4, %rdi
  addq
           %ecx, %eax
  addl
           %rdx, %rdi
9
  cmpq
```

	Renamed instruction							
1	movl	(%rdi), P1						
2	addq	4, P2						
3								
4								
5								
6								
7								
8								
9								
10								

.L3

jne

Physical Register					
eax					
есх	P1				
rdi	P2				
rdx					

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
Р3				P8			
P4				P9			
P5				P10			

```
(%rdi), %ecx
 {\sf movl}
           $4, %rdi
  addq
2
  addl
           %ecx, %eax
           %rdx, %rdi
4
  cmpq
  jne
           .L3
(5)
        (%rdi), %ecx
  movl
           $4, %rdi
  addq
           %ecx, %eax
  addl
           %rdx, %rdi
  cmpq
10 jne
           .L3
```

IF	ID	REN	M
IF	ID	REN	E
	IF	ID	RE
	IF	ID	RE
		IF	ID
		IF	ID
			IF
			IF

	Renamed instruction							
1	movl	(%rdi), P1						
2	addq	\$4,%rdi, P2						
3	addl	P1, %eax, P3						
4	cmpq	%rdx, P2						
5								
6								
7								
8								
9								
10								

Physical Register						
eax	Р3					
есх	P1					
rdi	P2					
rdx						

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
Р3	0		1	P8			
P4				P9			
P5				P10			

```
(%rdi), %ecx
  movl
           $4, %rdi
                          IF
  addq
2
           %ecx, %eax
  addl
           %rdx, %rdi
4
  cmpq
  jne
           .L3
(5)
         (%rdi), %ecx
  movl
           $4, %rdi
  addq
           %ecx, %eax
  addl
           %rdx, %rdi
9
  cmpq
  jne
           .L3
```

ID	REN	M1	M2	
ID	REN	EX	-	
IF	ID	REN	REN	
IF	ID	REN	EX	
	IF	ID	REN	
	IF	ID	REN	
		IF	ID	
		IF	ID	
			IF	
			IF	

(4) is now executing before (3)!

	Renamed instruction							
1	movl	(%rdi), P1						
2	addq	\$4,%rdi, P2						
3	addl	P1, %eax, P3						
4	cmpq	%rdx, P2						
5	jne	.L3						
6	movl	(P2), P4						
7								
8								
9								
10								

	Physical Register
eax	Р3
есх	Р4
rdi	P2
rdx	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	1		1	P7			
Р3	0		1	P8			
P4	0		1	P9			
P5				P10			

IF

```
(%rdi), %ecx
  movl
           $4, %rdi
  addq
           %ecx, %eax
  addl
           %rdx, %rdi
  cmpq
  jne
           .L3
(5)
           (%rdi), %ecx
  movl
           $4, %rdi
  addq
  addl
           %ecx, %eax
           %rdx, %rdi
  cmpq
  jne
           .L3
```

ID	KEN	IVI I	IVIZ	WB
ID	REN	EX	_	WB
IF	ID	REN	REN	EX
IF	ID	REN	EX	-
	IF	ID	REN	BR
	IF	ID	REN	REN
		IF	ID	REN
		IF	ID	REN
			IF	ID
			IF	ID

Assume issue width == 2, can only put 2 instructions into execution

Renamed instruction							
1	movl	(%rdi), P1					
2	addq	\$4,%rdi, P2					
3	addl	P1, %eax, P3					
4	cmpq	%rdx, P2					
5	jne	.L3					
6	movl	(P2), P4					
7	addq	\$4, P2, P5					
8	addl	P4, P3, P6					
9							
10							

Physical Register							
eax	Р3						
есх	Р4						
rdi	P5						
rdx							

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	0		1
P2	1		1	P7			
Р3	0		1	P8			
P4	0		1	P9			
P5	0		1	P10			

```
(%rdi), %ecx
  {\sf movl}
           $4, %rdi
  addq
                           IF
2
           %ecx, %eax
  addl
           %rdx, %rdi
4
  cmpq
  jne
           .L3
(5)
        (%rdi), %ecx
  movl
6
           $4, %rdi
  addq
           %ecx, %eax
  addl
           %rdx, %rdi
9
  cmpq
10 jne
           .L3
```

	Renamed instruction							
1 -	movl	(%rdi), P1						
2 -	addq	\$4,%rdi, P2						
3	addl	P1, %eax, P3						
4	cmpq	%rdx, P2						
5	jne	.L3						
6	movl	(P2), P4						
7	addq	\$4, P2, P5						
8	addl	P4, P3, P6						
9	cmpq	%rdx, P5						
10	jne	.L3						

ID	REN	M1	M2	WB	
ID	REN	EX	-	WB	
IF	ID	REN	REN	EX	-
IF	ID	REN	EX	-	-
	IF	ID	REN	BR	-
	IF	ID	REN	REN	M1
		IF	ID	REN	EX
		IF	ID	REN	REN
			IF	ID	REN
			IF	ID	REN

Physical Register								
eax	Р3							
есх	P4							
rdi	P5							
rdx								

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	0		1
P2	1		1	P7			
Р3	0		1	P8			
P4	0		1	P9			
P5	0		1	P10			

IF

```
(%rdi), %ecx
 {\sf movl}
           $4, %rdi
  addq
2
  addl
           %ecx, %eax
3
           %rdx, %rdi
4
  cmpq
 jne
           .L3
(5)
        (%rdi), %ecx
 movl
6
           $4, %rdi
  addq
           %ecx, %eax
  addl
           %rdx, %rdi
9
  cmpq
10 jne
           .L3
```

Renamed instruction						
1 -	movl	(%rdi), P1				
2 -	addq	\$4,%rdi, P2				
3 -	add1	P1, %eax, P3				
4 -	cmpq	%rdx, P2				
5	jne	.L3				
6	movl	(P2), P4				
7	addq	\$4, P2, P5				
8	addl	P4, P3, P6				
9	cmpq	%rdx, P5				
10	jne	.L3				

VB
VB
VB
/12
-
EN
EX
EN

Physical Register							
eax	Р3						
есх	P4						
rdi	P5						
rdx							

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	0		1
P2	1		1	P7			
Р3	0		1	P8			
P4	0		1	P9			
P5	1		1	P10			

IF

```
(%rdi), %ecx
  {\sf movl}
           $4, %rdi
  addq
2
  addl
           %ecx, %eax
           %rdx, %rdi
4
  cmpq
  jne
           .L3
(5)
         (%rdi), %ecx
  {\sf movl}
6
           $4, %rdi
  addq
           %ecx, %eax
  addl
           %rdx, %rdi
9
  cmpq
10 jne
            .L3
```

	Rer	named instruction
1 -	movl	(%rdi), P1
2 -	addq	\$4,%rdi, P2
3 -	addl	P1, %eax, P3
4 -	cmpq	%rdx, P2
5	jne	.L3
6	movl	(P2), P4
7	addq	\$4, P2, P5
8	add1	P4, P3, P6
9	cmpq	%rdx, P5
10	jne	.L3

ID	REN	M1	M2	WB			
ID	REN	EX	-	WB			
IF	ID	REN	REN	EX	-	WB	
IF	ID	REN	EX	_	WB	WB	
	IF	ID	REN	BR	-	WB	WB
	IF	ID	REN	REN	M1	M2	WB
		IF	ID	REN	EX	-	WB
		IF	ID	REN	REN	REN	EX
			IF	ID	REN	EX	-
			IF	ID	REN	REN	BR

	Physical Register
eax	Р3
есх	P4
rdi	P5
rdx	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	1		1
P2	1		1	P7			
Р3	0		1	P8			
P4	1		1	P9			
P5	1		1	P10			

IF

```
(%rdi), %ecx
  movl
           $4, %rdi
  addq
2
  addl
           %ecx, %eax
3
           %rdx, %rdi
4
  cmpq
  jne
           .L3
(5)
        (%rdi), %ecx
  {\sf movl}
6
           $4, %rdi
  addq
           %ecx, %eax
  addl
           %rdx, %rdi
9
  cmpq
  jne
           .L3
```

	Renamed instruction
1 -	movl (%rdi), P1
2 -	addq \$4,%rdi, P2
3 -	addl P1, %eax, P3
4 -	cmpq %rdx, P2
5	inc .L3
6	mov1 (P2), P4
7	addy \$4, P2, P5
8	
9	cmpq %rdx, P5
10	
10	jne .L3

ID	REN	M1	M2	WB				
ID	REN	EX	-	WB				
IF	ID	REN	REN	EX	-	WB		
IF	ID	REN	EX	-	WB	WB		
	IF	ID	REN	BR	-	WB	WB	
	IF	ID	REN	REN	M1	M2	WB	
		IF	ID	REN	EX	-	WB	WB
		IF	ID	REN	REN	REN	EX	WB
			IF	ID	REN	EX	-	-
			IF	ID	REN	REN	BR	_

Physical Register							
eax	Р3						
есх	P4						
rdi	P5						
rdx							

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	0		1
P2	1		1	P7			
Р3	0		1	P8			
P4	1		1	P9			
P5	1		1	P10			

1)	movl	(%rdi), %ecx
2	addq	\$4, %rdi
3	addl	%ecx, %eax
4	cmpq	%rdx, %rdi
5	jne	.L3
6	movl	(%rdi), %ecx
7	addq	\$4, %rdi
8	addl	%ecx, %eax
9	cmpq	%rdx, %rdi
10	ine	.L3

	Ren	amed instruction
1 -	movl	(%rdi), P1
2 -	addq	\$4,%rdi, P2
3 -	addl	P1, %eax, P3
4 -	cmpq	%rdx, P2
5	inc	.L3
6	movl	(P2), P4
7	addq	\$4, P2, P5
8	addl	P4, P3, P6
9	cmpq	%rdx, P5
10	jne	·LO

			<u> </u>								
IF	ID	REN	M1	M2	WB						
IF	ID	REN	EX	-	WB				CI	PI ==	0.5!
	IF	ID	REN	REN	EX	-	WB				
	IF	ID	REN	EX	-	WB	WB				
		IF	ID	REN	BR	_	WB	WB			
		IF	ID	REN	REN	M1	M2	WB			
			IF	ID	REN	EX	-	WB	WB		
			IF	ID	REN	REN	REN	EX	WB		
				IF	ID	REN	EX	-	-	WB	
				IE.	ID	DEN	DEN	DD		WD	


Physical Register							
eax	Р3						
есх	Р4						
rdi	P5						
rdx							

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	0		1
P2	1		1	P7			
Р3	0		1	P8			
P4	1		1	P9			
P5	1		1	P10			

Through data flow graph analysis

movl (%rdi), %ecx

- addq \$4, %rdi
- 3 addl %ecx, %eax
- @ cmpq %rdx, %rdi
- 5 jne .L3
- movl (%rdi), %ecx
- ② addq \$4, %rdi
- addl %ecx, %eax
- cmpq %rdx, %rdi
- ① jne .L3
- 11 movl (%rdi), %ecx
- 12 addq \$4, %rdi
- 13 addl %ecx, %eax
- 14 cmpq %rdx, %rdi
- 15 jne .L3
- 16 movl (%rdi), %ecx



WB

M2

Reorder Buffer (ROB)

Speculative Execution


- Any execution of an instruction before a prior instruction finishes is considered as speculative execution
- Because it's speculative, we need to preserve the capability to restore to the states before it's executed
 - Branch mis-prediction
 - Exceptions

Reorder buffer/Commit stage


- Reorder buffer a buffer keep track of the program order of instructions
 - Can be combined with IQ or physical registers make either as a circular queue
- Commit stage should the outcome of an instruction be realized
 - An instruction can only leave the pipeline if all it's previous are committed
 - If any prior instruction failed to commit, the instruction should yield it's ROB entry, restore all it's architectural changes

The pipelines of Modern Processors

Intel Skylake



AMD Zen 2 (RyZen 3000 Series)



Demo: ILP within a program

 perf is a tool that captures performance counters of your processors and can generate results like branch mis-prediction rate, cache miss rates and ILP.

Announcements

- Assignment #3 due Friday
- Reading Quiz due next Monday