
Memory Hierarchy Inside Out: (3) Cache misses and their remedies

Hung-Wei Tseng

von Neuman Architecture








Program

0f00bb27 00c2e800 Instructions 509cbd23 80000008 00005d24 0000bd24 2ca422a0 130020e4 00003d24 2ca4e2b3


00c2f000 80000008 00c2f800 80000008 00c30000 80000008

Storage


Recap: Performance gap between Processor/Memory



Memory Hierarchy



Way-associative cache



What happens when we write data



- Processor sends load request to L1-\$
 - if hit
 - return data set DIRTY
 - if miss
 - Select a victim block
 - If the target "set" is not full select an empty/invalidated block as the victim block
 - If the target "set is full select a victim block using some policy
 - LRU is preferred to exploit temporal locality!

- Write back the block to lower-level memory hierarchy
- Fetch the requesting block from lower-level memory hierarchy and place in the victim block

If write-back or fetching causes any miss, repeat the same process

Present the write "ONLY" in L1 and set DIRTY

0xDEADBE EF

Write & Set dirty Write &Set dirty

write back

0xDEADBE


L2\$

write back fetch block 0 x ?a???BE

OXDEADBE

DRAM

What happens when we read data



- Processor sends load request to L1-\$
 - if hit
 - return data
 - if miss
 - Select a victim block
 - If the target "set" is not full select an empty/invalidated block as the victim block
 - If the target "set is full select a victim block using some policy
 - LRU is preferred to exploit temporal locality!

If the victim block is "dirty" & "valid"

- Write back the block to lower-level memory hierarchy
- Fetch the requesting block from lower-level memory hierarchy and place in the victim block
- If write-back or fetching causes any miss, repeat the same process

C = ABS

- C: Capacity in data arrays
- A: Way-Associativity how many blocks within a set
 - N-way: N blocks in a set, A = N
 - 1 for direct-mapped cache
- B: Block Size (Cacheline)
 - How many bytes in a block
- S: Number of Sets:
 - A set contains blocks sharing the same index
 - 1 for fully associate cache



Corollary of C = ABS

tag index offset 0b0000100000100100

memory address:

- number of bits in block offset lg(B)
- number of bits in set index: Ig(S)
- tag bits: address_length lg(S) lg(B)
 - address_length is 64 bits for 64-bit machine address
- $\frac{1}{block_size} \pmod{S} = \text{set index}$



NVIDIA Tegra X1

100% miss rate!

• Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[0]	0x10000	0 <mark>b0001000</mark> 00000000000000	8x0	0x0	Miss	
b[0]	0x20000	0 <mark>b0010000</mark> 000000000000000	0x10	0x0	Miss	
c[0]	0x30000	0 <mark>b0011000</mark> 000000000000000	0x18	0x0	Miss	
d[0]	0x40000	0 <mark>b0100000</mark> 000000000000000	0x20	0x0	Miss	
e[0]	0x50000	0 <mark>b0101000</mark> 000000000000000	0x28	0x0	Miss	a[0-7]
a[1]	0x10008	0 <mark>b0001000</mark> 00000000001000	0x8	0x0	Miss	b[0-7]
b[1]	0x20008	0b00100000000000001000	0x10	0x0	Miss	c[0-7]
c[1]	0x30008	0b00110000000000001000	0x18	0x0	Miss	d[0-7]
d[1]	0x40008	0b01000000000000001000	0x20	0x0	Miss	e[0-7]
e[1]	0x50008	0b01010000000000001000	0x28	0x0	Miss	a[0-7]
	<u>:</u>	<u>:</u>	:	:		<u>:</u>
:						
	:			:		

NVIDIA Tegra X1

- D-L1 Cache configuration of NVIDIA Tegra X1
 - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[8192], b[8192], c[8192], d[8192], e[8192]; 

/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */ 

for(i = 0; i < 512; i++) { 

    e[i] = (a[i] * b[i] + c[i])/d[i]; 

    //load a[i], b[i], c[i], d[i] and then store to e[i] 

}
```

What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%

Outline


- The A, B, Cs of the cache
- The causes of cache misses
- The remedies of cache misses the hardware version

- D-L1 Cache configuration of intel Core i7
 - Size 32KB, 8-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[8192], b[8192], c[8192], d[8192], e[8192];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%



- D-L1 Cache configuration of intel Core i7
 - Size 32KB, 8-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[8192], b[8192], c[8192], d[8192], e[8192];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

What's the data cache miss rate for this code?

```
A. 12.5%B. 56.25%C. 66.67%
```

68.75%

E. 100%

```
C = ABS
32KB = 8 * 64 * S
S = 64
offset = lg(64) = 6 bits
index = lg(64) = 6 bits
tag = 64 - lg(64) - lg(64) = 52 bits
```

• Size 32KB, 8-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[0]	0×10000	0b <mark>00010000</mark> 0000000000000	0x10	0x0	Miss	
b[0]	0x20000	0b <mark>00100000</mark> 0000000000000	0x20	0x0	Miss	
c[0]	0x30000	0b <mark>00110000</mark> 0000000000000	0x30	0x0	Miss	
d[0]	0×40000	0b <mark>01000000</mark> 0000000000000	0x40	0x0	Miss	
e[0]	0x50000	0b <mark>01010000</mark> 0000000000000	0x50	0x0	Miss	
a[1]	0x10008	0b <mark>00010000</mark> 0000000001000	0x10	0x0	Hit	
b[1]	0x20008	0b00100000000000001000	0x20	0x0	Hit	
c[1]	0x30008	0b00110000000000001000	0x30	0x0	Hit	
d[1]	0x40008	0b01000000000000001000	0x40	0x0	Hit	
e[1]	0x50008	0b01010000000000001000	0x50	0x0	Hit	
	<u>:</u>	<u>:</u>	:	:		<u>:</u>
					:	
	:	: :	:	:		:

intel Core i7 (cont.)

• Size 32KB, 8-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[7]	0x10038	0b <mark>0001000</mark> 0000000111000	0x10	0x0	Hit	
b[7]	0x20038	0b <mark>0010000</mark> 0000000111000	0x20	0x0	Hit	
c[7]	0x30038	0b <mark>0011000</mark> 0000000 <mark>111000</mark>	0x30	0x0	Hit	
d[7]	0x40038	0b <mark>0100000</mark> 0000000 <mark>111000</mark>	0x40	0x0	Hit	
e[7]	0x50038	0b <mark>0101000</mark> 0000000111000	0x50	0x0	Hit	
a[8]	0x10040	0b <mark>00010000</mark> 000001 <mark>000000</mark>	0x10	0x1	Miss	
b[8]	0x20040	0b0010000000001000000	0x20	0x1	Miss	
c[8]	0x30040	0b00110000000001000000	0x30	0x1	Miss	
d[8]	0x40040	0b0100000000001000000	0x40	0x1	Miss	5 512
e[8]	0x50040	0b01010000000001000000	0x50	0x1	Miss	$3 \times \frac{1}{8}$
a[9]	0x10048	0b00010000000001001000	0x10	0x1	Hit	$\frac{6}{5 \times 512} = \frac{1}{9} = 1$
b[9]	0x20048	0b0010000000001001000	0x20	0x1	Hit	5×512 8
c[9]	0x30048	0b00110000000001001000	0x30	0x1	Hit	
d[9]	0x40048	0b0100000000001001000	0x40	0x1	Hit	

Miss when the array index is a multiply of 8!

- D-L1 Cache configuration of intel Core i7
 - Size 32KB, 8-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[8192], b[8192], c[8192], d[8192], e[8192];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

What's the data cache miss rate for this code?

```
A. 12.5%B. 56.25%C. 66.67%D. 68.75%
```

100%

```
C = ABS

32KB = 8 * 64 * S

S = 64

offset = lg(64) = 6 bits

index = lg(64) = 6 bits

tag = 64 - lg(64) - lg(64) = 52 bits
```



Cause of cache misses

3Cs of misses

- Compulsory miss
 - Cold start miss. First-time access to a block
- Capacity miss
 - The working set size of an application is bigger than cache size
- Conflict miss
 - Required data replaced by block(s) mapping to the same set
 - Similar collision in hash

Simulate a direct-mapped cache

- Consider a direct mapped (1-way) cache with 256 bytes total capacity, a block size of 16 bytes, and the application repeatedly reading the following memory addresses:
 - Ob100000000, Ob100001000, Ob1000010000, Ob1000010100, Ob1100010000
 - \bullet C = ABS
 - S=256/(16*1)=16
 - $\lg(16) = 4 : 4$ bits are used for the index
 - lg(16) = 4 : 4 bits are used for the byte offset
 - The tag is 48 (4 + 4) = 40 bits
 - For example: 0b1000 0000 0000 0000 0000 0000 1000 0000 tag

Simulate a direct-mapped cache

tag i	ndex
-------	------

V	D	Tag	Data
0	0		
0	0		
0	0		
1	0	0x558FE0A1DC	b[0], b[1]
1	0	0x558FE0A1DC	_b[2], b[3] _
0	0		
0	0		
0	0		
0	0		
0	0		
0	0		
0	0		
0	0		
0	0		
0	0		
0	0		

			_
Address (ress (Hex)	
x558FE0A1	&a[0][0]	FE0A1D3 <mark>3</mark> 0	compulsory miss
x558FE0A1	&b[0]	FE0A1DC <mark>3</mark> 0	compulsory miss
x558FE0A1	&a[0][1]	FE0A1D3 <mark>3</mark> 8	conflict miss
x558FE0A1	&b[1]	FE0A1DC <mark>3</mark> 8	conflict miss
x558FE0A1	&a[0][2]	FE0A1D3 <mark>4</mark> 0	compulsory miss
x558FE0A1	&b[2]	FE0A1DC <mark>4</mark> 0	compulsory miss
x558FE0A1	&a[0][3]	FE0A1D3 <mark>4</mark> 8	conflict miss
x558FE0A1	&b[3]	FE0A1DC <mark>4</mark> 8	conflict miss
x558FE0A1	&a[0][4]	FE0A1D3 <mark>5</mark> 0	compulsory miss
x558FE0A1	&b[4]	FE0A1DC <mark>5</mark> 0	compulsory miss
x558FE0A1	&a[0][5]	FE0A1D3 <mark>5</mark> 8	conflict miss
x558FE0A1	&b[5]	FE0A1DC <mark>5</mark> 8	conflict miss
x558FE0A1	&a[0][6]	FE0A1D3 <mark>6</mark> 0	compulsory miss
x558FE0A1	&b[6]	FE0A1DC <mark>6</mark> 0	compulsory miss
x558FE0A1	&a[0][7]	FE0A1D3 <mark>6</mark> 8	conflict miss
x558FE0A1	&b[7]	FE0A1DC <mark>6</mark> 8	conflict miss
x558FE0A1	&a[0][8]	FE0A1D3 <mark>7</mark> 0	compulsory miss
x558FE0A1	&b[8]	FE0A1DC <mark>7</mark> 0	compulsory miss
x558FE0A1	&a[0][9]	FE0A1D3 <mark>7</mark> 8	conflict miss
x558FE0A1	&b[9]	FE0A1DC <mark>7</mark> 8	conflict miss

Simulate a 2-way cache

- Consider a 2-way cache with 256 bytes total capacity, a block size of 16 bytes, and the application repeatedly reading the following memory addresses:
 - Ob1000000000, Ob100001000, Ob1000010000, Ob1000010100, Ob1000010100, Ob110001000
 - \bullet C = ABS
 - S=256/(16*2)=8
 - $8 = 2^3 : 3$ bits are used for the index
 - 16 = 2⁴ : 4 bits are used for the byte offset
 - The tag is 32 (3 + 4) = 25 bits
 - For example: 0b1000 0000 0000 0000 0000 0000 0001 0000

tag



Simulate a 2-way cache

V	D	Tag	Data	1/	D	Tag	Data			Address (Hex)	
		lay	Dala			lay	Data comp t	llsory miss	&a[0][0]	0x558FE0A1D330	0x
0	0			0	0		compu	llsory miss	&b[0]	0x558FE0A1DC30	0x
0	0			0	0			hit	&a[0][1]	0x558FE0A1D338	0 x
0	0			0	0		<u></u>	hit	&b[1]	0x558FE0A1DC38	0 x
1	0	0xAB1FC143A6	a[0][0], a[0][1]	1	0	0xAB1FC143B8	b[0], lebin bu	Ilsory miss	&a[0][2]	0x558FE0A1D340	0 x
1	0	0xAB1FC143A6	a[0][2], a[0][3]	1	0	0xAB1FC143B8	b[2], են մի	Ilsory miss	&b[2]	0x558FE0A1DC40	0x
0	0			0	0			hit	&a[0][3]	0x558FE0A1D348	0 x
0	0			0	0			hit	&b[3]	0x558FE0A1DC48	0 x
0	0			0			compl	ılsory miss	&a[0][4]	0x558FE0A1D350	0 x
O	O			U	U		compt	lsory miss	&b[4]	0x558FE0A1DC50	0 x
								hit	&a[0][5]	0x558FE0A1D358	0 x
								hit	&b[5]	0x558FE0A1DC58	0 x
							comp	ulsory miss	&a[0][6]	0x558FE0A1D360	0 x
							comp	ulsory miss	&b[6]	0x558FE0A1DC60	0 x
								hit	&a[0][7]	0x558FE0A1D368	0 x
								hit	&b[7]	0x558FE0A1DC68	0 x
							comp	ulsory miss	&a[0][8]	0x558FE0A1D370	0 x

			Address (Hex)	Tag	Index
compu	llsory miss	&a[0][0]	0x558FE0A1D330	0xAB1FC143A6	0x3
compu	llsory miss	&b[0]	0x558FE0A1DC30	0xAB1FC143B8	0x3
	hit	&a[0][1]	0x558FE0A1D338	0xAB1FC143A6	0x3
	hit	&b[1]	0x558FE0A1DC38	0xAB1FC143B8	0x3
lebím bu	llsory miss	&a[0][2]	0x558FE0A1D340	0xAB1FC143A6	0x4
խ စ်၏)Ն	llsory miss	&b[2]	0x558FE0A1DC40	0xAB1FC143B8	0x4
	hit	&a[0][3]	0x558FE0A1D348	0xAB1FC143A6	0x4
	hit	&b[3]	0x558FE0A1DC48	0xAB1FC143B8	0x4
compu	llsory miss	&a[0][4]	0x558FE0A1D350	0xAB1FC143A6	0x5
compu	llsory miss	&b[4]	0x558FE0A1DC50	0xAB1FC143B8	0x5
	hit	&a[0][5]	0x558FE0A1D358	0xAB1FC143A6	0x5
	hit	&b[5]	0x558FE0A1DC58	0xAB1FC143B8	0x5
compu	llsory miss	&a[0][6]	0x558FE0A1D360	0xAB1FC143A6	0x6
compu	llsory miss	&b[6]	0x558FE0A1DC60	0xAB1FC143B8	0x6
	hit	&a[0][7]	0x558FE0A1D368	0xAB1FC143A6	0x6
	hit	&b[7]	0x558FE0A1DC68	0xAB1FC143B8	0x6
compu	llsory miss	&a[0][8]	0x558FE0A1D370	0xAB1FC143A6	0x7
compu	llsory miss	&b[8]	0x558FE0A1DC70	0xAB1FC143B8	0x7
	hit	&a[0][9]	0x558FE0A1D378	0xAB1FC143A6	0x7
	hit	&b[9]	0x558FE0A1DC78	0xAB1FC143B8	0x7

NVIDIA Tegra X1

- D-L1 Cache configuration of NVIDIA Tegra X1
 - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[8192], b[8192], c[8192], d[8192], e[8192]; 

/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */ 

for(i = 0; i < 512; i++) { 

    e[i] = (a[i] * b[i] + c[i])/d[i]; 

    //load a[i], b[i], c[i], d[i] and then store to e[i] 

}
```

How many of the cache misses are conflict misses?


- A. 12.5%
- B. 66.67%
- C. 68.75%
- D. 87.5%
- E. 100%

- D-L1 Cache configuration of intel Core i7
 - Size 32KB, 8-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[8192], b[8192], c[8192], d[8192], e[8192];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

How many of the cache misses are **compulsory** misses?

- A. 12.5%
- B. 66.67%
- C. 68.75%
- D. 87.5%
- E. 100%



• Size 32KB, 8-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[8192], b[8192], c[8192], d[8192], e[8192]; /* \ a = 0 \times 10000, \ b = 0 \times 20000, \ c = 0 \times 30000, \ d = 0 \times 40000, \ e = 0 \times 50000 \ */ for(i = 0; \ i < 512; \ i++) \ \{ \\ e[i] = (a[i] * b[i] + c[i])/d[i]; \\ //load \ a[i], \ b[i], \ c[i], \ d[i] \ and \ then \ store \ to \ e[i] \frac{c = ABS}{32KB = 8*64*S} \frac{32KB = 8*64*S}{52KB = 8*64*S} \frac{c = ABS}{32KB = 8*64*S}
```

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[0]	0×10000	0b <mark>00010000</mark> 0000000000000	0x10	0x0	Compulsory Miss	
b[0]	0x20000	0b <mark>00100000</mark> 0000000000000	0x20	0x0	Compulsory Miss	
c[0]	0x30000	0b <mark>00110000</mark> 0000000000000	0x30	0x0	Compulsory Miss	
d[0]	0×40000	0b <mark>01000000</mark> 0000000000000	0x40	0x0	Compulsory Miss	
e[0]	0x50000	0b <mark>01010000</mark> 0000000000000	0x50	0x0	Compulsory Miss	
a[1]	0x10008	0b <mark>00010000</mark> 0000000001000	0x10	0x0	Hit	
b[1]	0x20008	0b00100000000000001000	0x20	0x0	Hit	
c[1]	0x30008	0b00110000000000001000	0x30	0x0	Hit	
d[1]	0x40008	0b01000000000000001000	0x40	0x0	Hit	
e[1]	0x50008	0b01010000000000001000	0x50	0x0	Hit	
:	<u>:</u>	: :	:	:	<u>:</u> :	:
				:		

intel Core i7 (cont.)

• Size 32KB, 8-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[7]	0x10038	0b <mark>00010000</mark> 000000111000	0x10	0x0	Hit	
b[7]	0x20038	0b <mark>00100000</mark> 000000111000	0x20	0x0	Hit	
c[7]	0x30038	0b <mark>00110000</mark> 000000111000	0x30	0x0	Hit	
d[7]	0x40038	0b <mark>01000000</mark> 000000 <mark>111000</mark>	0x40	0x0	Hit	
e[7]	0x50038	0b <mark>01010000</mark> 000000 <mark>111000</mark>	0x50	0x0	Hit	
a[8]	0x10040	0b <mark>00010000</mark> 000001000000	0x10	0x1	Compulsory Miss	
b[8]	0x20040	0b0010000000001000000	0x20	0x1	Compulsory Miss	
c[8]	0x30040	0b00110000000001000000	0x30	0x1	Compulsory Miss	
d[8]	0x40040	0b0100000000001000000	0x40	0x1	Compulsory Miss	
e[8]	0x50040	0b01010000000001000000	0x50	0x1	Compulsory Miss	
a[9]	0x10048	0b00010000000001001000	0x10	0x1	Hit	
b[9]	0x20048	0b0010000000001001000	0x20	0x1	Hit	
c[9]	0x30048	0b00110000000001001000	0x30	0x1	Hit	
d[9]	0x40048	0b0100000000001001000	0x40	0x1	Hit	

- D-L1 Cache configuration of intel Core i7
 - Size 32KB, 8-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[8192], b[8192], c[8192], d[8192], e[8192]; 

/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */ 

for(i = 0; i < 512; i++) { 

    e[i] = (a[i] * b[i] + c[i])/d[i]; 

    //load a[i], b[i], c[i], d[i] and then store to e[i] 

}
```

How many of the cache misses are **compulsory** misses?

```
A. 12.5%B. 66.67%C. 68.75%D. 87.5%
```

100%

```
32KB = 8 * 64 * S

S = 64

offset = lg(64) = 6 bits

index = lg(64) = 6 bits

tag = 64 - lg(64) - lg(64) = 52 bits
```

Basic Hardware Optimization in Improving 3Cs

3Cs and A, B, C

- Regarding 3Cs: compulsory, conflict and capacity misses and A, B, C: associativity, block size, capacity How many of the following are correct?
 - 1 Increasing associativity can reduce conflict misses
 - ② Increasing associativity can reduce hit time
 - ③ Increasing block size can increase the miss penalty
 - ④ Increasing block size can reduce compulsory misses
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4



3Cs and A, B, C

 Regarding 3Cs: compulsory, conflict and capacity misses and A, B, C: associativity, block size, capacity

How many of the following are correct?

① Increasing associativity can reduce conflict misses

- ② Increasing associativity can reduce hit time
- ③ Increasing block size can increase the miss penalty
- Increasing block size can reduce compulsory misses
- A. 0
- B. 1
- C. 2
- D. 3
 - E. 4

You need to fetch more data for each miss

Increases hit time because your

data array is larger (longer time

to fully charge your bit-lines)

You bring more into the cache when a miss occurs

NVIDIA Tegra X1

- D-L1 Cache configuration of NVIDIA Tegra X1
 - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[8192], b[8192], c[8192], d[8192], e[8192]; 

/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */ 

for(i = 0; i < 512; i++) { 

    e[i] = (a[i] * b[i] + c[i])/d[i]; 

    //load a[i], b[i], c[i], d[i] and then store to e[i] 

}
```

What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%

Improving Direct-Mapped Cache Performance by the Addition of a Small FullyAssociative Cache and Prefetch Buffers

Norman P. Jouppi

Which of the following schemes can help NVIDIA Tegra?

- How many of the following schemes mentioned in "improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers" would help NVIDIA's Tegra for the code in the previous slide?
 - ① Missing cache
 - ② Victim cache
 - ③ Prefetch
 - Stream buffer

```
A. 0
double a[8192], b[8192], c[8192], d[8192], e[8192];

/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */


for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]

E. 4
```

Prefetching


Characteristic of memory accesses

```
for(i = 0;i < 1000000; i++) {
    D[i] = rand();
}</pre>
```



Prefetching

```
for(i = 0;i < 1000000; i++) {
    D[i] = rand();
    // prefetch D[i+8] if i % 8 == 0
}</pre>
```



Prefetching


- Identify the access pattern and proactively fetch data/ instruction before the application asks for the data/instruction
 - Trigger the cache miss earlier to eliminate the miss when the application needs the data/instruction
- Hardware prefetch
 - The processor can keep track the distance between misses. If there
 is a pattern, fetch miss_data_address+distance for a miss
- Software prefetch
 - Load data into XO
 - Using prefetch instructions

Demo

- x86 provide prefetch instructions
- As a programmer, you may insert _mm_prefetch in x86 programs to perform software prefetch for your code
- gcc also has a flag "-fprefetch-loop-arrays" to automatically insert software prefetch instructions



What's after prefetching?




DRAM

NVIDIA Tegra X1 with prefetch

• Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?	Prefetch
a[0]	0×10000	0b0001000000000000000000	0x8	0x0	Miss		a[8 -1 5]
b[0]	0x20000	0b001000000000000000000000000000000000	0x10	0x0	Miss		b[8-15]
c[0]	0x30000	0b0011000000000000000000	0x18	0x0	Miss		c[8-15]
d[0]	0×40000	0b010000000000000000000000000000000000	0x20	0x0	Miss		d[8-15]
e[0]	0x50000	0b <mark>0101000</mark> 000000000000000	0x28	0x0	Miss	a[0-7]	e[8-15]
a[1]	0x10008	0b00010000000000001000	0x8	0x0	Miss	b[0-7]	[Q_15] wil
b[1]	0x20008	0b00100000000000001000	0x10	0x0	Miss	c[0-7]	[8-15] wil
c[1]	0x30008	0b00110000000000001000	0x18	0x0	Miss	d[0-7]	kick out
d[1]	0x40008	0b01000000000000001000	0x20	0x0	Miss	e[0-7]	-50 451
e[1]	0x50008	0b01010000000000001000	0x28	0x0	Miss	a[0-7]	a[8-15]
:	:	:	:	:	:	•	

Stream buffer



- A small cache that captures the prefetched blocks
 - Can be built as fully associative since it's small
 - Consult when there is a miss
 - Retrieve the block if found in the stream buffer
 - Reduce compulsory misses and avoid conflict misses triggered by prefetching

DRAM

Announcement

- Regarding assignments
 - Consider you're under an interview, are you going to just say yes?
 - Assignment 2 is already up and please START NOW
 - C++ programming can't the demo regarding performance convince you to use C/C++?
 - Any kind of cheating is NOT ALLOWED
 - Gradescope has similarity check on your code, we've identified cases with 100% similarity and will directly send these cases to misconduct office if any were identified again.
 - The identified, unconfessed cases are sent to misconduct office now
- Regarding midterm
 - Midterm will be on gradescope
 - You will have a 80-minute slot when you pick within a 24-hour timeframe
 - You will be able to use LaTeX syntax
 - We will release a midterm review next Wednesday

Computer Science & Engineering

203



