
## Memory Hierarchy (2): The A, B, Cs of Caches

Hung-Wei Tseng

#### von Neuman Architecture








#### **Program**

0f00bb27 00c2e800 Instructions 509cbd23 80000008 00005d24 0000bd24 2ca422a0 130020e4 00003d24 2ca4e2b3


00c2f000 80000008 00c2f800 80000008 00c30000 80000008

Storage

#### Recap: Performance gap between Processor/Memory



**Memory Hierarchy** 



#### **Recap: Locality**

- Spatial locality application tends to visit nearby stuffs in the memory
  - Code the current instruction, and then PC + 4

# Most of time, your program is just visiting a very small amount of data/instructions within a given window

Data — the same data can be read/write many times

## Cache design principles — exploit localities

 The cache must be able to get chunks of near-by items every time to exploit spatial locality

We need to "cache consecutive data elements" every time

- the cache should store a "block" of data
- The cache must be able to keep a frequently used block for a while to exploit temporal locality

We need to store multiple blocks


— the cache must be able to distinguish blocks


Processor Core mov1 Let's cache a "block"!

movl (0x0020), %eax

Registers








Tell if the block here can be used Tell if the block here is modified

٥	tag	<b>data</b> <b>0123456789ABCDEF</b>
1	0x000	This is CSE1 3:
1	0x001	Advanced Compute
0	0xF07	r Architecture!
1	0x100	This is CS 203:
1	0x310	Advanced Compute
1	0x450	r Architecture!
1	0x006	This is CS 203:
1	0x537	Advanced Compute
1	0x266	r Architecture!
1	0x307	This is CS 203:
1	0x265	Advanced Compute
1	0x80A	r Architecture!
1	0x620	This is CS 203:
1	0x630	Advanced Compute
0	0x705	r Architecture!
1	0x216	This is CS 203:
	1 0 1 1 1 1 1 1 0	1 0x000 1 0x001 0 0xF07 1 0x100 1 0x310 1 0x450 1 0x006 1 0x537 1 0x266 1 0x307 1 0x265 1 0x80A 1 0x620 1 0x630 0 0x705

tan

#### Way-associative cache



#### The complete picture

Processor Core Registers movl %rax,

write back

write back

0 x ?a???BE

Processor sends memory access request to L1-\$

- if hit
  - Read return data
  - Write update & set DIRTY
- if miss

Select a victim block

- If the target "set" is not full select an empty/invalidated block as the victim block
- If the target "set is full select a victim block using some policy

**OXDEADBE** If the victim block is "dirty" & "valid"

- Write back the block to lower-level memory hierarchy
- Fetch the requesting block from lower-level memory hierarchy and place in the victim block
- If write-back or fetching causes any miss, repeat the same process
- Present the write "ONLY" in L1 and set DIRTY

**Nrite &Set dirty** Ifetch block ▲ return block · LRU is preferred — to exploit temporal locality! fetch block return block

**DRAM** 

0xDEADBE

#### **Outline**

- The A, B, C s of cache
- Simulating cache behaviors

#### C = ABS

- C: Capacity in data arrays
- A: Way-Associativity how many blocks within a set
  - N-way: N blocks in a set, A = N
  - 1 for direct-mapped cache
- B: Block Size (Cacheline)
  - How many bytes in a block
- S: Number of Sets:
  - A set contains blocks sharing the same index
  - 1 for fully associate cache



### Corollary of C = ABS

- number of bits in block offset lg(B)
- number of bits in set index: Ig(S)

memory address:

- tag bits: address\_length lg(S) lg(B)
  - address\_length is N bits for N-bit machines (e.g., 64-bit for 64-bit machines)
- (address / block\_size) % S = set index



- L1 data (D-L1) cache configuration of NVIDIA Tegra X1 (used by Nintendo Switch and Jetson Nano)
  - Size 32KB, 4-way set associativity, 64B block
  - Assume 64-bit memory address

Which of the following is correct?

- A. Tag is 49 bits
- B. Index is 8 bits
- C. Offset is 7 bits
- D. The cache has 1024 sets
- E. None of the above



- L1 data (D-L1) cache configuration of NVIDIA Tegra X1 (used by Nintendo Switch and Jetson Nano)
  - Size 32KB, 4-way set associativity, 64B block
  - Assume 64-bit memory address

#### Which of the following is correct?

- A. Tag is 49 bits
- B. Index is 8 bits
- C. Offset is 7 bits
- D. The cache has 1024 sets
- E. None of the above

$$32 \times 1024 = 4 \times 64 \times S$$
 $S = 128$ 
 $Offset = log_2(64) = 6$ 
 $Index = log_2(128) = 7$ 
 $Tag = 64 - 7 - 6 = 51$ 

 $C = A \times B \times S$ 



#### intel Core i7

- L1 data (D-L1) cache configuration of Core i7
  - Size 48KB, 12-way set associativity, 64B block
  - Assume 64-bit memory address
  - Which of the following is NOT correct?
    - A. Tag is 52 bits
    - B. Index is 6 bits
    - C. Offset is 6 bits
    - D. The cache has 128 sets
    - E. All of the above are correct



#### intel Core i7

- L1 data (D-L1) cache configuration of Core i7
  - Size 48KB, 12-way set associativity, 64B block
  - Assume 64-bit memory address
  - Which of the following is NOT correct?
    - A. Tag is 52 bits
    - B. Index is 6 bits
    - C. Offset is 6 bits
    - D. The cache has 128 sets
    - E. All of the above are correct

$$C = A \times B \times S$$
  
 $48 \times 1024 = 12 \times 64 \times S$   
 $S = 64$   
 $Offset = log_2(64) = 6$   
 $Index = log_2(64) = 6$   
 $Tag = 64 - 6 - 6 = 52$ 

## Simulate the cache!

## Simulate a direct-mapped cache

- Consider a direct mapped (1-way) cache with 256 bytes total capacity, a block size of 16 bytes, and the application repeatedly reading the following memory addresses:
  - Ob100000000, Ob100001000, Ob1000010000, Ob1000010100, Ob1100010000
    - $\bullet$  C = ABS
    - S=256/(16\*1)=16
    - $\lg(16) = 4 : 4$  bits are used for the index
    - lg(16) = 4 : 4 bits are used for the byte offset
    - The tag is 48 (4 + 4) = 40 bits
    - For example: 0b1000 0000 0000 0000 0000 0000 1000 0000 tag

## Simulate a direct-mapped cache

	V	D	Tag	Data		tag	index		
0	1	0	0b10	r Architecture!	 	10	0000	9999	miss
1	1	0	0b10	This is CS 203:		TO	0000	0000	
2	0	0			0b	10	0000	1000	hit!
3	0	0							•
4	0	0			0b	10	0001	0000	miss
5	0	0			ah	10	0001	0100	1.241
6	0	0			l an	TO	OOOT	отоо	hit!
7	0	0			0b	11	0001	0000	miss
8	0	0							
9	0	0			0b	10	0000	0000	hit!
10	0	0			0 h	10	0000	1000	
11	0	0			00	10	0000	1000	hit!
12	0	0			9h	10	0001	0000	mico
13	0	0							miss
14	0	0			0 b	10	0001	0100	hit!
15	0	0							

#### Simulate a 2-way cache

- Consider a 2-way cache with 256 bytes total capacity, a block size of 16 bytes, and the application repeatedly reading the following memory addresses:
  - Ob1000000000, Ob100001000, Ob1000010000, Ob1000010100, Ob1000010100, Ob110001000
    - $\bullet$  C = ABS
    - S=256/(16\*2)=8
    - $8 = 2^3 : 3$  bits are used for the index
    - 16 = 2<sup>4</sup> : 4 bits are used for the byte offset
    - The tag is 32 (3 + 4) = 25 bits
    - For example: 0b1000 0000 0000 0000 0000 0000 0001 0000

tag



#### Simulate a 2-way cache

	V	D	Tag	Data	V	D	Tag	Data
0	1	0	0b100	r Architecture!	0	0		
1	1	0	0b100	This is CS 203:	1	0	0b110	Advanced Compute
2	0	0			0	0		
3	0	0			0	0		
4	0	0			0	0		
5	0	0			0	0		
6	0	0			0	0		
7	0	0			0	0		





- D-L1 Cache configuration of NVIDIA Tegra X1
  - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

#### What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%



#### 100% miss rate!

C = ABS

• Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[0]	0×10000	0 <mark>b0001000</mark> 00000000000000	8x0	0x0	Miss	
b[0]	0x20000	0 <mark>b0010000</mark> 00000000000000	0x10	0x0	Miss	
c[0]	0x30000	0 <mark>b0011000</mark> 00000000000000	0x18	0x0	Miss	
d[0]	0x40000	0 <mark>b0100000</mark> 00000000000000	0x20	0x0	Miss	
e[0]	0x50000	0 <mark>b0101000</mark> 00000000000000	0x28	0x0	Miss	a[0-7]
a[1]	0x10008	0 <mark>b0001000</mark> 00000000001000	0x8	0x0	Miss	b[0-7]
b[1]	0x20008	0b00100000000000001000	0x10	0x0	Miss	c[0-7]
c[1]	0x30008	0b00110000000000001000	0x18	0x0	Miss	d[0-7]
d[1]	0x40008	0b01000000000000001000	0x20	0x0	Miss	e[0-7]
e[1]	0x50008	0b01010000000000001000	0x28	0x0	Miss	a[0-7]
	<u>:</u>	<b>:</b>	:	:	:	<u>:</u>
:					:	
				:		<u>:</u>

- D-L1 Cache configuration of NVIDIA Tegra X1
  - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%



#### intel Core i7

- D-L1 Cache configuration of intel Core i7
  - Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

#### What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%



#### intel Core i7

• Size 48KB, 12-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[0]	0×10000	0b <mark>00010000</mark> 0000000000000	0x10	0x0	Miss	
b[0]	0x20000	0b <mark>00100000</mark> 0000000000000	0x20	0x0	Miss	
c[0]	0x30000	0b <mark>00110000</mark> 0000000000000	0x30	0x0	Miss	
d[0]	0x40000	0b <mark>01000000</mark> 0000000000000	0x40	0x0	Miss	
e[0]	0x50000	0b <mark>01010000</mark> 0000000000000	0x50	0x0	Miss	
a[1]	0x10008	0b <mark>000100000000000</mark> 001000	0x10	0x0	Hit	
b[1]	0x20008	0b00100000000000001000	0x20	0x0	Hit	
c[1]	0x30008	0b00110000000000001000	0x30	0x0	Hit	
d[1]	0x40008	0b01000000000000001000	0x40	0x0	Hit	
e[1]	0x50008	0b01010000000000001000	0x50	0x0	Hit	
			:	:		

#### intel Core i7 (cont.)

• Size 32KB, 8-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[7]	0x10038	0 <mark>b00010000</mark> 000000111000	0x10	0x0	Hit	
b[7]	0x20038	0 <mark>b00100000</mark> 0000000111000	0x20	0x0	Hit	
c[7]	0x30038	0 <mark>b00110000</mark> 000000 <mark>111000</mark>	0x30	0x0	Hit	
d[7]	0x40038	0 <mark>b01000000</mark> 0000000111000	0x40	0x0	Hit	
e[7]	0x50038	0 <mark>b01010000</mark> 000000111000	0x50	0×0	Hit	
a[8]	0x10040	0 <mark>b00010000</mark> 000001000000	0x10	0x1	Miss	
b[8]	0x20040	0b0010000000001000000	0x20	0x1	Miss	
c[8]	0x30040	0b00110000000001000000	0x30	0x1	Miss	
d[8]	0x40040	0b0100000000001000000	0x40	0x1	Miss	5 512
e[8]	0x50040	0b01010000000001000000	0x50	0x1	Miss	$3 \times {8}$ 1
a[9]	0x10048	0b00010000000001001000	0x10	0x1	Hit	$\frac{1}{5} = \frac{0}{10} = \frac{1}{0} = 1$
b[9]	0x20048	0b00100000000001001000	0x20	0x1	Hit	$5 \times 512$ 8
c[9]	0x30048	0b00110000000001001000	0x30	0x1	Hit	
d[9]	0x40048	0b01000000000001001000	0x40	0x1	Hit	]

Miss when the array index is a multiply of 8!

C = ABS

## It's OK and sometimes great that you're **inspired** by something and **make a better artifact**.

But it's not OK and illegal if plagiarize something.

#### Announcement

- Reading quiz #4 due next Tuesday before the lecture
  - Please do read the textbook before/while taking the quiz
  - We take the "average"
- Assignment #3 is up. Due in next Thursday (in 9 days)
- Plagiarism:
  - Please review the course website and the slide from the first lecture
    - You have to give "credits" to who you have consulted
    - Please review ACM's policy on the use of generative Al
      - https://www.acm.org/publications/policies/frequently-asked-questions
      - https://www.acm.org/binaries/content/assets/public-policy/ustpc-approved-generative-ai-principles
  - I am still waiting for a group to give me a response by tonight
    - If we figured out by today, programming assignment will be 0
    - If I don't hear from the plagiarism group the group don't need to turn in programming assignments anymore and the incident will be reported to the school.

# Computer Science & Engineering

203



