

# Memory Hierarchy (4): Cache misses and their remedies— the hardware version

Hung-Wei Tseng


#### Recap: Performance gap between Processor/Memory



Recap: Memory Hierarchy



#### Recap: Way-associative cache



#### Review: C = ABS

- C: Capacity in data arrays
- A: Way-Associativity how many blocks within a set
  - N-way: N blocks in a set, A = N
  - 1 for direct-mapped cache
- B: Block Size (Cacheline)
  - How many bytes in a block

memory address:

- **S**: Number of **S**ets:
  - A set contains blocks sharing the same index
  - 1 for fully associate cache
- number of bits in block offset lg(B)
- number of bits in set index: Ig(S)
- tag bits: address\_length lg(S) lg(B)
  - address\_length is 64 bits for 64-bit machine address
- $\frac{1}{block\_size} \pmod{S} = \text{set index}$

set block tag index offset 0b000010000010001000

#### The complete picture

Processor Core Registers

- Processor sends memory access request to L1-\$
  - if hit
    - Read return data
    - Write update & set DIRTY
  - if miss
- Select a victim block
  - If the target "set" is not full select an empty/invalidated block as the victim block
  - If the target "set is full select a victim block using some policy

**OXDEADBE** If the victim block is "dirty" & "valid"

- Write back the block to lower-level memory hierarchy
- Fetch the requesting block from lower-level memory hierarchy and place in the victim block
- If write-back or fetching causes any miss, repeat the same process
- Present the write "ONLY" in L1 and set DIRTY

movl %rax, **Nrite &Set dirty** 

write back

Ifetch block ▲ return block · LRU is preferred — to exploit temporal locality!

write back

0 x ?a???BE

fetch block return block

0xDEADBE

**DRAM** 

#### Review: 3Cs of misses

- Compulsory miss
  - Cold start miss. First-time access to a block
- Capacity miss
  - The working set size of an application is bigger than cache size
- Conflict miss
  - Required data replaced by block(s) mapping to the same set
  - Similar collision in hash

# **Review: Software Optimizations**

- Data layout capacity miss, conflict miss, compulsory miss
- Blocking/tiling capacity miss, conflict miss
- Loop fission conflict miss when \$ has limited way associativity
- Loop fusion capacity miss when \$ has enough way associativity
- Loop interchange conflict/capacity miss

#### **Outline**

- Software optimizations for cache performance (cont.)
- Architectural support for optimizing cache performance

### **Matrix Transpose**

```
// Transpose matrix b into b_t
                                                                for(i = 0; i < ARRAY_SIZE; i+=(ARRAY_SIZE/n)) {</pre>
                                                                  for(j = 0; j < ARRAY_SIZE; j+=(ARRAY_SIZE/n)) {</pre>
                                                                      b_t[i][j] += b[j][i];
for(i = 0; i < ARRAY_SIZE; i+=(ARRAY_SIZE/n)) {</pre>
  for(j = 0; j < ARRAY_SIZE; j+=(ARRAY_SIZE/n)) {</pre>
    for(k = 0; k < ARRAY_SIZE; k+=(ARRAY_SIZE/n)) {</pre>
                                                                for(i = 0; i < ARRAY_SIZE; i+=(ARRAY_SIZE/n)) {</pre>
        for(ii = i; ii < i+(ARRAY_SIZE/n); ii++)</pre>
                                                                  for(j = 0; j < ARRAY_SIZE; j+=(ARRAY_SIZE/n)) {</pre>
          for(jj = j; jj < j+(ARRAY_SIZE/n); jj++)
                                                                     for(k = 0; k < ARRAY_SIZE; k+=(ARRAY_SIZE/n)) {</pre>
             for(kk = k; kk < k+(ARRAY_SIZE/n); kk++)
                                                                         for(ii = i; ii < i+(ARRAY_SIZE/n); ii++)</pre>
               c[ii][jj] += a[ii][kk]*b[kk][jj];
                                                                           for(jj = j; jj < j+(ARRAY_SIZE/n); jj++)
                                                                             for(kk = k; kk < k+(ARRAY_SIZE/n); kk++)
                                                                                // Compute on b_t
                                                                                c[ii][jj] += a[ii][kk]*b_t[jj][kk];
```



#### What kind(s) of misses can matrix transpose remove?

• By transposing a matrix, the performance of matrix multiplication can be further improved. What kind(s) of cache misses does matrix transpose help to remove?

- A. Compulsory miss
- B. Capacity miss
- C. Conflict miss
- D. Capacity & conflict miss
- E. Compulsory & conflict miss

```
// Transpose matrix b into b_t
for(i = 0; i < ARRAY_SIZE; i+=(ARRAY_SIZE/n)) {</pre>
  for(j = 0; j < ARRAY_SIZE; j+=(ARRAY_SIZE/n)) {</pre>
      b_t[i][j] += b[j][i];
for(i = 0; i < ARRAY_SIZE; i+=(ARRAY_SIZE/n)) {</pre>
  for(j = 0; j < ARRAY_SIZE; j+=(ARRAY_SIZE/n)) {</pre>
    for(k = 0; k < ARRAY_SIZE; k+=(ARRAY_SIZE/n)) {</pre>
         for(ii = i; ii < i+(ARRAY_SIZE/n); ii++)</pre>
           for(jj = j; jj < j+(ARRAY_SIZE/n); jj++)
             for(kk = k; kk < k+(ARRAY_SIZE/n); kk++</pre>
               // Compute on b_t
               c[ii][jj] += a[ii][kk]*b_t[jj][kk];
```

#### What kind(s) of misses can matrix transpose remove?

• By transposing a matrix, the performance of matrix multiplication can be further improved. What kind(s) of cache misses does matrix transpose help to remove?

- A. Compulsory miss
- B. Capacity miss
- C. Conflict miss
- D. Capacity & conflict miss
- E. Compulsory & conflict miss

```
// Transpose matrix b into b_t
   for(i = 0; i < ARRAY_SIZE; i+=(ARRAY_SIZE/n)) {</pre>
      for(j = 0; j < ARRAY_SIZE; j+=(ARRAY_SIZE/n)) {</pre>
          b_t[i][j] += b[j][i];
    for(i = 0; i < ARRAY_SIZE; i+=(ARRAY_SIZE/n)) {</pre>
      for(j = 0; j < ARRAY_SIZE; j+=(ARRAY_SIZE/n)) {</pre>
        for(k = 0; k < ARRAY_SIZE; k+=(ARRAY_SIZE/n)) {</pre>
             for(ii = i; ii < i+(ARRAY_SIZE/n); ii++)</pre>
               for(jj = j; jj < j+(ARRAY_SIZE/n); jj++)
Block
                 for(kk = k; kk < k+(ARRAY_SIZE/n); kk++</pre>
                   // Compute on b_t
                   c[ii][jj] += a[ii][kk]*b_t[jj][kk];
```

# **Summary of Software Optimizations**

- Data layout capacity miss, conflict miss, compulsory miss
- Blocking/tiling capacity miss, conflict miss
- Loop fission conflict miss when \$ has limited way associativity
- Loop fusion capacity miss when \$ has enough way associativity
- Loop interchange conflict/capacity miss

# Basic Hardware Optimization in Improving 3Cs



#### 3Cs and A, B, C

- Regarding 3Cs: compulsory, conflict and capacity misses and A, B, C: associativity, block size, capacity How many of the following are correct?
  - 1 Increasing associativity can reduce conflict misses
  - ② Increasing associativity can reduce hit time
  - ③ Increasing block size can increase the miss penalty
  - 4 Increasing block size can reduce compulsory misses
  - A. 0
  - B. 1
  - C. 2
  - D. 3
  - E. 4



#### 3Cs and A, B, C

 Regarding 3Cs: compulsory, conflict and capacity misses and A, B, C: associativity, block size, capacity

How many of the following are correct?

① Increasing associativity can reduce conflict misses

- ② Increasing associativity can reduce hit time
- ③ Increasing block size can increase the miss penalty
- Increasing block size can reduce compulsory misses
- A. 0
- B. 1
- C. 2
- D. 3
  - E. 4

You need to fetch more data for each miss

**Increases hit time because your** 

data array is larger (longer time

to fully charge your bit-lines)

You bring more into the cache when a miss occurs

# **NVIDIA Tegra X1**

- D-L1 Cache configuration of NVIDIA Tegra X1
  - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[8192], b[8192], c[8192], d[8192], e[8192];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%

# Improving Direct-Mapped Cache Performance by the Addition of a Small FullyAssociative Cache and Prefetch Buffers

Norman P. Jouppi



#### Which of the following schemes can help NVIDIA Tegra?


- How many of the following schemes mentioned in "improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers" would help NVIDIA's Tegra for the code in the previous slide?
  - ① Missing cache
  - ② Victim cache
  - ③ Prefetch
  - 4 Stream buffer

```
A. O double a[8192], b[8192], c[8192], d[8192], e[8192]; /* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */ for(i = 0; i < 512; i++) { e[i] = (a[i] * b[i] + c[i])/d[i]; //load a[i], b[i], c[i], d[i] and then store to e[i] } E. 4
```

# Prefetching


#### Characteristic of memory accesses

```
for(i = 0;i < 1000000; i++) {
    D[i] = rand();
}</pre>
```



### Prefetching

```
for(i = 0;i < 1000000; i++) {
    D[i] = rand();
    // prefetch D[i+8] if i % 8 == 0
}</pre>
```



# Prefetching

- Identify the access pattern and proactively fetch data/ instruction before the application asks for the data/instruction
  - Trigger the cache miss earlier to eliminate the miss when the application needs the data/instruction
- Hardware prefetch
  - The processor can keep track the distance between misses. If there
    is a pattern, fetch miss\_data\_address+distance for a miss
- Software prefetch
  - Load data into XO
  - Using prefetch instructions

#### Demo

- x86 provide prefetch instructions
- As a programmer, you may insert \_mm\_prefetch in x86 programs to perform software prefetch for your code
- gcc also has a flag "-fprefetch-loop-arrays" to automatically insert software prefetch instructions



D. 3

E. 4

# Where can prefetch work effectively?

 How many of the following code snippet can "prefetching" effectively help improving performance?

```
(1)
while(node){
    node = node->next;
}

(3)
while (root != NULL){
    if (key > root->data)
        root = root->right;

    else if (key < root->data)
        root = root->left;
    else
        return true;

A. O

B. 1
```

```
(2)
while(++i<100000)
    a[i]=rand();

(4)
    for (i = 0; i < 65536; i++) {
        mix_i = ((i * 167) + 13) & 65536;
        results[mix_i]++;
    }</pre>
```

# Where can prefetch work effectively?


 How many of the following code snippet can "prefetching" effectively help improving performance?

```
while(++i<100000)
   while(node){
                                                     a[i]=rand();
        node = node->next;
   - where the next pointing to is hard to predict
             (3)
                                                   for (i = 0; i < 65536; i++) {
             while (root != NULL){
                                                     mix_i = ((i * 167) + 13) & 65536;
                    if (key > root->data)
                                                     results[mix_i]++;
                        root = root->right;
                    else if (key < root->data)
                                                — the stride to the next element is hard to predict...
                        root = root->left;
                    else
                        return true;
A. 0
             — where the next node is also hard to predict
B. 1
```

D. 3

E. 4

# What's after prefetching?




**DRAM** 

# **NVIDIA Tegra X1 with prefetch**

• Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?	Prefetch
a[0]	0×10000	0b00010000000000000000000	0x8	0x0	Miss		a[8 <b>-1</b> 5]
b[0]	0x20000	0b001000000000000000000	0x10	0x0	Miss		b[8-15]
c[0]	0x30000	0b0011000000000000000000	0x18	0x0	Miss		c[8-15]
d[0]	0×40000	0b010000000000000000000000000000000000	0x20	0x0	Miss		d[8-15]
e[0]	0x50000	0b <mark>0101000</mark> 000000000000000	0x28	0x0	Miss	a[0-7]	e[8-15]
a[1]	0x10008	0b00010000000000001000	0x8	0x0	Miss	b[0-7]	[Q_15] wil
b[1]	0x20008	0b00100000000000001000	0x10	0x0	Miss	c[0-7]	[8-15] wil
c[1]	0x30008	0b00110000000000001000	0x18	0x0	Miss	d[0-7]	kick out
d[1]	0x40008	0b01000000000000001000	0x20	0×0	Miss	e[0-7]	-50 451
e[1]	0x50008	0b01010000000000001000	0x28	0x0	Miss	a[0-7]	a[8-15]
	:	<u>:</u>	:	:	:	:	


#### Stream buffer



- A small cache that captures the prefetched blocks
  - Can be built as fully associative since it's small
  - Consult when there is a miss
  - Retrieve the block if found in the stream buffer
  - Reduce compulsory misses and avoid conflict misses triggered by prefetching

**DRAM** 

#### Miss cache



#### Victim cache



- A small cache that captures the evicted blocks
  - Can be built as fully associative since it's small
- d/sd OxDEADBEEF · Consult when there is a miss fetch block return block Swap the entry if hit in victim cache OxDEADBE OXDEADBE Athlon/Phenom has an 8-entry victim

cache

- Reduce conflict misses
- Jouppi [1990]: 4-entry victim cache removed 20% to 95% of conflicts for a 4 KB direct mapped data cache

Id/sd 0xAAAABE | 1d/sd 0xDEADBE | 1d/sd

**DRAM** 

### Victim cache v.s. miss caching

- Both of them improves conflict misses
- Victim cache can use cache block more efficiently swaps when miss
  - Miss caching maintains a copy of the missing data the cache block can both in L1 and miss cache
  - Victim cache only maintains a cache block when the block is kicked out
- Victim cache captures conflict miss better
  - Miss caching captures every missing block




Figure 3-3: Conflict misses removed by miss caching





Figure 3-5: Conflict misses removed by victim caching

#### Which of the following schemes can help Tegra?


- How many of the following schemes mentioned in "improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers" would help NVIDIA's Tegra for the code in the previous slide?
  - Missing cache—help improving conflict misses
  - Victim cache help improving conflict misses
  - Prefetch improving compulsory misses, but can potentially hurt, if we did not do it right
  - Stream buffer only help improving compulsory misses
  - A. 0
  - B. 1
  - C. 2
  - D. 3
  - E. 4

# Advanced Hardware Techniques in Improving Memory Performance

# **Blocking cache**



# Multibanks & non-blocking caches



# Pipelined access and multi-banked caches




Request #1 Bank #1

Request #2 Bank #2


Multi-banked Request #3 Bank #3

Request #4 Bank #4


## The bandwidth between units is limited



#### When we handle a miss




# **Early Restart and Critical Word First**




## **Early Restart and Critical Word First**

- Don't wait for full block to be loaded before restarting CPU
  - Early restart—As soon as the requested word of the block arrives, send it to the CPU and let the CPU continue execution
  - Critical Word First—Request the missed word first from memory and send it to the CPU as soon as it arrives; let the CPU continue execution while filling the rest of the words in the block. Also called wrapped fetch and requested word first
- Most useful with large blocks
- Spatial locality is a problem; often we want the next sequential word soon, so not always a benefit (early restart).

## Can we avoid the overhead of writes?



## Write buffer!



## Can we avoid the "double penalty"?

- Every write to lower memory will first write to a small SRAM buffer.
  - store does not incur data hazards, but the pipeline has to stall if the write misses
  - The write buffer will continue writing data to lower-level memory
  - The processor/higher-level memory can response as soon as the data is written to write buffer.
- Write merge
  - Since application has locality, it's highly possible the evicted data have neighboring addresses. Write buffer delays the writes and allows these neighboring data to be grouped together.

## **Summary of Optimizations**

- Regarding the following cache optimizations, how many of them would help improve miss rate?
  - ① Non-blocking/pipelined/multibanked cache Miss penalty/Bandwidth
  - ② Critical word first and early restart Miss penalty
  - ③ Prefetching Miss rate (compulsory)
  - Write buffer Miss penalty
  - A. 0
  - B. 1
  - C. 2
  - D. 3
  - E. 4

#### Midterm Related

- Closed-book, closed-note
- No cheatsheet, no scratch paper, no outside materials
- You may bring and use your-own calculator borrowing from others is not allowed
- 80-minute in person
- Will release midterm sample questions together with the slides on Thursday

#### Announcement

- Reading quiz #4 due next Thursday before the lecture
- Check your participation grade on <a href="https://www.escalab.org/my\_grades/">https://www.escalab.org/my\_grades/</a> (You may also find the link of the course website)
- Assignment #3 is up. Due in this Thursday (in 2 days)
- Programming assignments are perfectly linked to lectures
  - The solution of programming assignment #2 can be found in the first and the second lecture
  - You should be inspired today for PA #3
  - The code in conv2D\_solution.hpp does not perform well your job to improve or even rewrite that
- Plagiarism:
  - You cannot directly use any code that you found online due to copyright issues
  - Consulting others doesn't mean you are authorized to copy
  - Using online documents without citation is plagiarism
  - Please review the course website and the slide from the first lecture

# Computer Science & Engineering

203



