Modern Processor Design (II): I Guess I Just Feel Like


Hung-Wei Tseng

Recap: The "life" of an instruction

- Instruction Fetch (IF) fetch the instruction from memory
- Instruction Decode (ID)
 - Decode the instruction for the desired operation and operands
 - Reading source register values
- Execution (EX)
 - ALU instructions: Perform ALU operations
 - Conditional Branch: Determine the branch outcome (taken/not taken)
 - Memory instructions: Determine the effective address for data memory access
- Data Memory Access (MEM) Read/write memory
- Write Back (WB) Present ALU result/read value in the target register
- Update PC
 - If the branch is taken set to the branch target address
 - Otherwise advance to the next instruction current PC + 4




Recap: Within a cycle...






Recap: "Pipeline" the processor!



Recap: Pipelining



Structural


Recap: hazards Both (1) and (3) are Hazard attempting to access %eax



- @ movl (%rdi), %ecx
- ③ addl %ecx, %eax
- addq \$4, %rdi
- ⑤ cmpq %rdx, %rdi
- jne .L3 Structural

Hazard

o ret



We have only one memory unit, but two

access requests!

We cannot know if we should fetch (7) or (2) before the EX is done Control
Hazard

EX

ID

IF.

Data data is not in %ecx Hazardwhen we start EX

WB

EX

ID

IF.

data is not in %rdi

when we start EX

EX Hazard

(6) may not have the outcome from (5)

Data Hazard

Recap: Stall whenever we have a hazard

 Stall: the hardware allows the earlier instruction to proceed, all later instructions stay at the same stage

```
WB
                                EX
① xorl %eax, %eax
                                   MEM
                                       WB
@ movl (%rdi), %ecx
                                IF
                                    ID
                                               EX
                                        ID
                                            ID
                                                   WB
③ addl %ecx, %eax
                                                   EX
                                               ID
@ addq $4, %rdi
                                                       WB
© cmpq %rdx, %rdi
                                                   ID
                                                           ID
                                                                  WB
                                                       ID
                                                                  ID
                                                   IF
                                                           IF
                                                               ID
© jne .L3
```

Slow! — 5 additional cycles

② ret

Recap: Dealing with the conflicts between ID/WB

- The same register cannot be read/written at the same cycle
- Better solution: write early, read late
 - Writes occur at the clock edge and complete long enough before the end of the clock cycle.
 - This leaves enough time for outputs to settle for reads
 - The revised register file is the default one from now!

Recap: How to with the conflicts between MEM and IF?

The memory unit can only accept/perform one request each

cycle

"Split L1" cache!

DRAM

L3 \$

What would you do if you're not sure about an answer during an examine?

What will you do?

- Guess!
- How to guess?
 - Random?
 - Based on the occurrence of answers?

Recap: Why adding a sort makes it faster

Why the sorting the array speed up the code despite the increased instruction count?

```
if(option)
    std::sort(data, data + arraySize);

for (unsigned i = 0; i < 100000; ++i) {
    int threshold = std::rand();
    for (unsigned i = 0; i < arraySize; ++i) {
        if (data[i] >= threshold)
            sum ++;
    }
}
```

Outline

Branch prediction

Control Hazards

How does the code look like?

```
for (j = 0; j < reps; ++j) {
    for (unsigned i = 0; i < size; ++i) {
        if (data[i] >= threshold)
```

data[i] < threshold

```
loop0:
.LFB0:
   .cfi_startproc
   endbr64
   pushq %rbp
   .cfi_def_cfa_offset 16
   .cfi_offset 6, −16
   movq %rsp, %rbp
   .cfi_def_cfa_register 6
   movq %rdi, -24(%rbp)
   movl %esi, -28(%rbp)
   movl \%edx, -32(\%rbp)
   movl %ecx, -36(%rbp)
   mov1 \$0, -8(\%rbp)
   movl \$0, -12(\%rbp)
         .L2
   jmp
```


We skip the following code block if We use "backward" branches (taking if going back) to implement loops

```
.L6:
   movl $0, -4(%rbp)
         .L3
   jmp
.L5:
   movl -4(%rbp), %eax
   leaq 0(,%rax,4), %rdx
  movq -24(\%rbp), \%rax
   addq %rdx, %rax
  movl (%rax), %eax
   cmpl \%eax, -32(\%rbp)
   jg .L4
   addl $1, -8(\%rbp)
.L4:
   addl $1, -4(%rbp)
.L3:
  movl = -28(\%rbp), %eax
```

```
cmpl %eax, -4(%rbp)
  jb .L5
  addl $1, -12(%rbp)
.L2:
  movl -12(\%rbp), %eax
  cmpl -36(%rbp), %eax
  jl .L6
  movl = -8(\%rbp), \%eax
  popq %rbp
  .cfi_def_cfa 7, 8
  ret
```

Control Hazard

- o cmpq %rdx, %rdi
- ② jne .L3
- 3 ret




We cannot know if we should fetch "ret" or instruction at .L3 before cmpq finishes

We need the EX stage to calculate the address of .L3 if we are going to .L3

Dynamic Branch Prediction

Control Hazard

- o cmpq %rdx, %rdi
- ② jne .L3
- 3 ret



We cannot know if we should fetch "ret" or instruction at .L3 before cmpq finishes


We need the EX stage to calculate the address of .L3 if we are going to .L3

You need a cheatsheet for that


- branch target buffer

You need to predict that — history/states

Microprocessor with a "branch predictor"



Detail of a basic dynamic branch predictor



2-bit/Bimodal local predictor

- Local predictor every branch instruction has its own state
- 2-bit each state is described using 2 bits
- Change the state based on actual outcome
- If we guess right no penalty

• If we guess wrong — flush (clear pipeline registers) for mis-predicted instructions that are currently in IF and ID stages and reset the PC


branch PC target PC 5

0x400048 0x400032 10

Predict Taken 0x400080 0x400068 11

0x401080 0x400100 00


0x4000F8 0x400100 01



Not taken

Weak

Strong





 What's the overall branch prediction (include both branches) accuracy for this nested for loop?

```
i = 0;
do {
    if( i % 2 != 0) // Branch X, taken if i % 2 == 0
        a[i] *= 2;
    a[i] += i;
} while ( ++i < 100)// Branch Y</pre>
```

(assume all states started with 00)

```
A. ~25%
```



 What's the overall branch prediction (include both branches) accuracy for this nested for loop?

```
i = 0;
do {
    if( i % 2 != 0) // Branch X, taken if i % 2 == 0
        a[i] *= 2;
    a[i] += i;
} while ( ++i < 100)// Branch Y</pre>
```

(assume all states started with 00)

A. ~25%

B. ~33%

C. ~50%

D. ~67%

E. ~75%

For branch Y, almost 100%, For branch X, only 50%

i	branch?	state	prediction	actual
0	X	00	NT	Т
1	Υ	00	NT	Т
1	X	01	NT	NT
2	Υ	01	NT	Т
2 2 3	X	00	NT	Т
3	Y	10	Т	Т
3	X	01	NT	NT
4	Y	11	Т	Т
4	X	00	NT	Т
5	Υ	11	Т	Т
5	X	01	NT	NT
6	Y	11	Т	Т
6	X	00	NT	Т
7	Υ	11	Т	Т

 What's the overall branch prediction (include both branches) accuracy for this nested for loop?

```
i = 0;
do {
    if( i % 2 != 0) // Br Can we do a
    a[i] *= 2;
    a[i] += i;
} while ( ++i < 100)// Branbetter job?</pre>
```

(assume all states started with 00)

A. ~25%

B. ~33%

C. ~50%

D. ~67%

E. ~75%

For branch Y, almost 100%, For branch X, only 50%

i	branch?	state	prediction	actual
0	Χ	00	NT	Т
1	Υ	00	NT	Т
1	X	01	NT	NT
2	Υ	01	NT	Т
2 2 3	X	00	NT	Т
3	Υ	10	Т	Т
3	X	01	NT	NT
4	Y	11	Т	Т
4	X	00	NT	Т
5	Y	11	Т	Т
5	X	01	NT	NT
6	Υ	11	Т	Т
6	X	00	NT	Т
7	Y	11	Т	Т

Two-level global predictor

Marius Evers, Sanjay J. Patel, Robert S. Chappell, and Yale N. Patt. 1998. An analysis of correlation and predictability: what makes two-level branch predictors work. In Proceedings of the 25th annual international symposium on Computer architecture (ISCA '98).

 What's the overall branch prediction (include both branches) accuracy for this nested for loop?

(assume all states sta**fe peats** all the time to the states at the states at the time to the states at the states at the time to the states at the states

Λ	~25%
҆҆҆҆҆҆҆҆҆҆҆҆҆҆	~25/0

B. ~33%

C. ~50%

D. ~67%

E. ~75%

For branch Y, almost 100%, For branch X, only 50%

	Y	01	NT	Т
3	X	OO	NT	Т
	me	10	Т	Т
3	X	01	NT	NT
3	Y	11	Т	Т
4	X	00	NT	Т
4	Υ	11	Т	Т
5 5 6	X	01	NT	NT
5	Y	11	Т	Т
6	X	00	NT	Т
6	Y	11	Т	Т

branch? state prediction actual

NT

NT

NT


NT

00

00

01

Global history (GH) predictor



Performance of GH predictor

```
i = 0;
do {
    if( i % 2 != 0) // Branch X, taken if i % 2 == 0
        a[i] *= 2;
    a[i] += i;
} while ( ++i < 100)// Branch Y</pre>
```

Near perfect after this

i	branch?	GHR	state	prediction	actual
0	Χ	000	00	NT	T
0	Υ	001	00	NT	Т
1	Χ	011	00	NT	NT
1	Y	110	00	NT	Т
2	X	101	00	NT	Т
2	Y	011	00	NT	Т
3	Χ	111	00	NT	NT
3	Υ	110	01	NT	Т
4	X	101	01	NT	Т
4	Y	011	01	NT	Т
5	X	111	00	NT	NT
5	Υ	110	10	Т	Т
6	X	101	10	Т	Т
6	Y	011	10	Т	Т
7	Χ	111	00	NT	NT
7	Y	110	11	Т	Т
8	Χ	101	11	Т	Т
8	Y	011	11	Т	Т
9	Χ	111	00	NT	NT
9	Y	110	11	Т	Т
10	X	101	11	Т	Т
10	Υ	011	11	T	Т



Better predictor?

• Consider two predictors — (L) 2-bit local predictor with unlimited BTB entries and (G) 4-bit global history with 2-bit predictors. How many of the following code snippet would allow (G) to outperform (L)?

```
i = 0;
do {
    if( i % 10 != 0)
        a[i] *= 2;
    a[i] += i;
} while ( ++i < 100);</pre>
```

```
i = 0;
do {
    a[i] += i;
} while ( ++i < 100);
```

```
A. 0
```

B. 1

C. 2

D. 3

E. 4

```
i = 0;
do {
    j = 0;
    do {
        sum += A[i*2+j];
    }
    while( ++j < 2);
} while ( ++i < 100);</pre>
```

```
i = 0;
do {
    if( rand() %2 == 0)
        a[i] *= 2;
        a[i] += i;
} while ( ++i < 100)</pre>
```



Better predictor?

• Consider two predictors — (L) 2-bit local predictor with unlimited BTB entries and (G) 4-bit global history with 2-bit predictors. How many of the

following code snippet would allow (G) to outperform (L)? about the same

```
i = 0;
do {
    if( i % 10 != 0)
        a[i] *= 2;
    a[i] += i;
} while ( ++i < 100);</pre>
```

```
i = 0;
do {
    a[i] += i;
} while ( ++i < 100);</pre>
```

```
i = 0;
do {
    j = 0;
do {
    sum += A[i*2+j];
}
    while( ++j < 2);
} while ( ++i < 100);</pre>
```

```
Legould be better
i = 0;
do {
    if( rand() %2 == 0)
        a[i] *= 2;
    a[i] += i;
} while ( ++i < 100)</pre>
```

- A. 0
- B. 1
- C. 2
- D. 3
- E. 4

Announcements

- Assignment 4 released, due 11/21 midnight
- Reading Quiz due next Tuesday

Computer Science & Engineering

203



