
Programming modern processors & introduction to multithreaded processors

Hung-Wei Tseng


Recap: Register renaming + OoO


- Redirecting the output of an instruction instance to a physical register
- Redirecting inputs of an instruction instance from architectural registers to correct physical registers
 - You need a mapping table between architectural and physical registers
 - You may also need reference counters to reclaim physical registers
- OoO: Executing an instruction all operands are ready (the values of depending physical registers are generated)
 - You will need an issue logic to issue an instruction to the target functional unit
 - Reorder buffer (ROB) to commit instructions in-order
 - The processor allocates an entry for each instruction in a reorder buffer
 - Store results in reorder buffer and physical registers when the instruction is still speculative
 - If an earlier instruction failed to commit due to an exception or mis-prediction, the physical registers and all ROB entries after the failed-to-commit instruction are flushed
 - An instruction can officially "retire" only if all prior instructions are committed

Register renaming + OoO + RoB



Through data flow graph analysis






Recap: Superscalar

- Since we have many functional units now, we should fetch/decode more instructions each cycle so that we can have more instructions to issue!
- Super-scalar: fetch/decode/issue more than one instruction each cycle
 - Fetch width: how many instructions can the processor fetch/decode each cycle
 - Issue width: how many instructions can the processor issue each cycle
- The theoretical CPI should now be


1


min(issue width, fetch width, decode width)


Register renaming + SuperScalar



Through data flow graph analysis







Summary: Characteristics of modern processor architectures

- Multiple-issue pipelines with multiple functional units available
 - Multiple ALUs
 - Multiple Load/store units
 - Dynamic OoO scheduling to reorder instructions whenever possible
- Cache very high hit rate if your code has good locality
 - Very matured data/instruction prefetcher
- Branch predictors very high accuracy if your code is predictable
 - Perceptron
 - TAGE

Outline

- Programming modern processors
- Parallel architectures

Demo: Popcount

- The population count (or popcount) of a specific value is the number of set bits (i.e., bits in 1s) in that value.
- Applications
 - Parity bits in error correction/detection code
 - Cryptography
 - Sparse matrix
 - Molecular Fingerprinting
 - Implementation of some succinct data structures like bit vectors and wavelet trees.

Demo: Popcount

• Given a 64-bit integer number, find the number of 1s in its binary representation.

• Example 1:

Input: 59487

Output: 10

Explanation: 59487's binary

representation is

Ob1110100001011111

```
int main(int argc, char *argv[]) {
     uint64_t key = 0xdeadbeef;
     int count = 1000000000;
     uint64_t sum = 0;
     for (int i=0; i < count; i++)
         sum += popcount(RandLFSR(key));
     printf("Result: %lu\n", sum);
     return sum;
```

Five implementations

Which of the following implementations will perform the best on modern pipeline

processors?

```
inline int popcount(uint64_t x){
  int c=0;
  while(x) {
      c += x & 1;
      x = x >> 1;
    }
  return c;
}
```

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
  int c = 0;
  while(x) {
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
    c += x & 1;
    x = x >> 1;
}
return c;
}
```

```
line int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
    2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64 t x) {
     int c = 0:
     for (uint64 t i = 0; i < 16; i++)
         switch((x \& 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x \gg 4;
     return c;
```



- How many of the following statements explains the reason why B outperforms A with compiler optimizations
 - ① B has lower dynamic instruction count than A
 - ② B has significantly lower branch mis-prediction rate than A
 - ③ B has significantly fewer branch instructions than A
 - B can incur fewer data hazards

```
A. 0
```

B. 1

C. 2

D. 3

E. 4

```
inline int popcount(uint64_t x){
  int c=0;
  while(x) {
    c += x & 1;
    x = x >> 1;
  }
  return c;
}
```

- How many of the following statements explains the reason why B outperforms A with compiler optimizations
 - ① B has lower dynamic instruction count than A
 - ② B has significantly lower branch mis-prediction rate than A
 - B has significantly fewer branch instructions than A
 - B can incur fewer data hazards

```
A. O
B. 1
C. 2
D. 3
F. 4
inline int popcount(uint64_t x){
    int c=0;
    while(x) {
        c += x & 1;
        x = x >> 1;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
   int c = 0;
   while(x) {
      c += x & 1;
      x = x >> 1;
      c += x & 1;
      x = x >> 1;
      c += x & 1;
      x = x >> 1;
      c += x & 1;
      x = x >> 1;
      c += x & 1;
      x = x >> 1;
      c += x & 1;
      x = x >> 1;
      c += x & 1;
      x = x >> 1;
    }
   return c;
}
```

```
inline int popcount(uint64_t x){
  int c=0;
  while(x) {
      c += x & 1;
      x = x >> 1;
    }
  return c;
}
```

```
%eax, %ecx
            movl
                    $1, %ecx
            andl
                    %ecx, %edx
            addl
            shrq
                    %rax
                                       %ecx, %eax
                               movl
            jne
                     .L6
                                       $1, %eax
                               andl
                               addl
                                       %edx, %eax
            5*n instructions
                                       %rcx, %rdx
                               movq
                               shrq
                                       %rdx
                                       $1, %edx
                               andl
                               addl
                                       %eax, %edx
                                       %rcx, %rax
                               movq
                               shrq
                                       $2, %rax
                                       $1, %eax
                               andl
                               addl
                                       %edx, %eax
                                       %rcx, %rdx
                               movq
15*(n/4) = 3.75*n instructions
                               shrq
                                       $3, %rdx
                                       $1, %edx
                               andl
                               addl
                                       %eax, %edx
                               shrq
                                       $4, %rcx
```

jne

Only one branch for four iterations in A

.L6

- How many of the following statements explains the reason why B outperforms A with compiler optimizations
 - B has lower dynamic instruction count than A
 - ② B has significantly lower branch mis-prediction rate than A
 - B has significantly fewer branch instructions than A
 - B can incur fewer data hazards

```
A. 0
```

B. 1

C. 2

D. 3

E. 4

```
inline int popcount(uint64_t x){
  int c=0;
  while(x) {
    c += x & 1;
    x = x >> 1;
  }
  return c;
}
```



- How many of the following statements explains the reason why B outperforms C with compiler optimizations
 - ① C has lower dynamic instruction count than B
 - ② C has significantly lower branch mis-prediction rate than B
 - ③ C has significantly fewer branch instructions than B

 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
    2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

 How many of the following statements explains the reason why B outperforms C with compiler optimizations

C has lower dynamic instruction count than B conly needs one load, one shift, the same amount of iterations

② C has significantly lower branch mis-prediction rate than B

—the same number being predicted. ③ C has significantly fewer branch instructions than B —the same amount of branches

4 C can incur fewer data hazards

— Probably not. In fact, the load may have negative effect without architectural supports

A. 0

D. 3

```
inline int popcount(uint64_t x) {
        int c = 0;
        int table[16] = \{0, 1, 1, 2, 1,
   2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
        while(x)
0
            c += table[(x & 0xF)];
            x = x \gg 4;
        return c;
```

```
inline int popcount(uint64_t x) {
   int c = 0;
   while(x)
     c += x & 1;
     x = x \gg 1;
     c += x \& 1;
     x = x \gg 1;
     c += x \& 1;
     x = x >> 1;
     c += x & 1;
     x = x \gg 1;
   return c;
```



- How many of the following statements explains the main reason why B outperforms C with compiler optimizations
 - ① D has lower dynamic instruction count than C
 - ② D has significantly lower branch mis-prediction rate than C
 - ③ D has significantly fewer branch instructions than C
 - D can incur fewer data hazards than C

```
A. O
B. 1
C. 2
D. 3
E. 4
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
    2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

Loop unrolling eliminates all branches!

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64 t x) {
     int c = 0;
     int table[16] = \{0, 1, 1, 2, 1, 2, 2, 3, 1, 2, 2, 3, 2, 3, 4\};
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x & 0xF)];
          x = x >> 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x & 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x & 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x & 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x >> 4;
          c += table[(x \& 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x \gg 4;
          c += table[(x \& 0xF)];
          x = x \gg 4;
     return c;
```

 How many of the following statements explains the main reason why B outperforms C with compiler optimizations

The Double of th

— Compiler can do loop unrolling — no branches

D has significantly lower branch mis-prediction rate than C

— Could be

D has significantly fewer branch instructions than C

D can incur fewer data hazards than C

— maybe eliminated through loop unrolling...

```
A. O
B. 1
C. 2
D. 3

inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
    2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    while(x) {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```



Why is E the slowest?

- How many of the following statements explains the main reason why
 - B outperforms C with compiler optimizations
 - ① E has the most dynamic instruction count
 - ② E has the highest branch mis-prediction rate
 - ③ E has the most branch instructions
 - E can incur the most data hazards than others
 —

```
A. 0
```

B. 1

C. 2

D. 3

E. 4

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
     int c = 0;
     for (uint64 t i = 0; i < 16; i++)
         switch((x \& 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x >> 4;
     return c;
```

Why is E the slowest?

```
inline int popcount(uint64_t x) {
     int c = 0;
     for (uint64 t i = 0; i < 16; i++)
         switch((x \& 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x >> 4;
     return c;
```

ш

```
%r9, %rcx
        movq
        andl
                $15, %ecx
        movslq (%r8,%rcx,4), %rcx
        addq
                %r8, %rcx
        notrack jmp
                        *%rcx
.L7:
                .L5-.L7
        .long
        .long
                .L10-.L7
        .long
                .L10-.L7
                .L9-.L7
        .long
                                    .L9:
        .long
                .L10-.L7
                .L9-.L7
        .long
                                             .cfi_restore_state
                .L9-.L7
        .long
                                             add1
                                                      $2, %eax
                .L8-.L7
        .long
                                                       .L5
                                             imp
                .L10-.L7
        .long
                                             .p2align 4,,10
        .long
                .L9-.L7
                                             .p2align 3
        .long
                .L9-.L7
                                    .L10:
                .L8-.L7
        .long
                                             addl
                                                      $1, %eax
        .long
                .L9-.L7
                                                       .L5
                                             jmp
        .long
                .L8-.L7
                                             .p2align 4,,10
        .long
                .L8-.L7
        .long
                .L6-.L7
                                             .p2align 3
.L8:
                                    .L6:
        addl
                $3, %eax
                                             addl
                                                      $4, %eax
.L5:
                                                       .L5
                                             jmp
                $4, %r9
        shrq
                $1, %rsi
        subq
                .L11
        ine
        cltq
        addq
                %rax, %rbx
        subl
                $1, %edi
```

.L11:

jne

.L12

Why is E the slowest?

How many of the following statements explains the main reason why

B outperforms C with compiler optimizations

- ① E has the most dynamic instruction count
- **E** has the highest branch mis-prediction rate
- ③ E has the most branch instructions
- 4 E can incur the most data hazards than others

```
A. 0
```

B. 1

C. 2

D. 3

E. 4

```
inline int popcount(uint64_t x) {
    int c = 0;
    int table[16] = {0, 1, 1, 2, 1,
2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4};
    for (uint64_t i = 0; i < 16; i++)
    {
        c += table[(x & 0xF)];
        x = x >> 4;
    }
    return c;
}
```

```
inline int popcount(uint64_t x) {
     int c = 0;
     for (uint64 t i = 0; i < 16; i++)
         switch((x \& 0xF))
             case 1: c+=1; break;
             case 2: c+=1; break;
             case 3: c+=2; break;
             case 4: c+=1; break;
             case 5: c+=2; break;
             case 6: c+=2; break;
             case 7: c+=3; break;
             case 8: c+=1; break;
             case 9: c+=2; break;
             case 10: c+=2; break;
             case 11: c+=3; break;
             case 12: c+=2; break;
             case 13: c+=3; break;
             case 14: c+=3; break;
             case 15: c+=4; break;
             default: break;
         x = x >> 4;
     return c:
```

Hardware acceleration

- Because popcount is important, both intel and AMD added a POPCNT instruction in their processors with SSE4.2 and SSE4a
- In C/C++, you may use the intrinsic "_mm_popcnt_u64" to get # of "1"s in an unsigned 64-bit number
 - You need to compile the program with -m64 -msse4.2 flags to enable these new features

```
#include <smmintrin.h>
inline int popcount(uint64_t x) {
    int c = _mm_popcnt_u64(x);
    return c;
}
```

Tips of programming on modern processors

- Minimize the critical path operations
 - Don't forget about optimizing cache/memory locality first!
 - Memory latencies are still way longer than any arithmetic instruction
 - Can we use arrays/hash tables instead of lists?
 - Branch can be expensive as pipeline get deeper
 - Sorting
 - Loop unrolling
 - Still need to carefully avoid long latency operations (e.g., mod)
- Since processors have multiple functional units code must be able to exploit instruction-level parallelism
 - Hide as many instructions as possible under the "critical path"
 - Try to use as many different functional units simultaneously as possible
- Modern processors also have accelerated instructions
- Compiler can do fairly go optimizations, but with limitations

Summary of popcounts

	ET	IC	IPC/ILP	# of branches	Branch mis- prediction rate
Α	22.21	332 Trillions	2.88 Best	65 Trillions at 4.5	1.13%
В	12.29	287 Trillions	4.52	17 Trillions	0.04%
C	5.01	102 Trillions	3.95	17 Trillions	0.04%
D	3.73	80 Trillions	4.13	1 Trillions	~0%
E	54.4	173 Trillions	0.61	44 Trillions	18.6%
SSE4.2	1.57	22 Trillions	2.7	1 Trillions	~0%

Best performing one at 2.7


What if we have "unlimited" fetch/issue width — "linked list"

Doesn't help that much!


- It's important that the programmer should write code that can exploit "ILP"
- But there're always cases we cannot do further in ILP

```
do {
    number_of_nodes++;
    current = current->next;
} while ( current != NULL );


① .L3: movq 8(%rdi), %rdi
② addl $1, %eax
③ testq %rdi, %rdi
④ jne .L3
```




2-issue register renaming pipeline




We're wasting the issue bandwidth in 8 out of 12 cycles





Simultaneous multithreading

Concept: Simultaneous Multithreading (SMT)



① movq

② addl

jne

⑤ movq

3 testq


\$1, %eax

.L3

- movl (%rdi), %ecx
- addq \$4, %rdi
- addl %ecx, %eax
- cmpq %rdx, %rdi
- jne .L3
- movl (%rdi), %ecx
- addq \$4, %rdi
- addl %ecx, %eax
- cmpq %rdx, %rdi
- movl (%rdi), %ecx
- addq \$4, %rdi
- addl %ecx, %eax
- cmpq %rdx, %rdi
- jne
- movl (%rdi), %ecx

SMT from the user/OS' perspective







Simultaneous multithreading

- Invented by Dean Tullsen (Now a professor at UCSD CSE)
- The processor can schedule instructions from different threads/processes/ programs
- Fetch instructions from different threads/processes to fill the not utilized part of pipeline
 - Exploit "thread level parallelism" (TLP) to solve the problem of insufficient ILP in a single thread
 - You need to create an illusion of multiple processors for OSs





Architectural support for simultaneous multithreading

- To create an illusion of a multi-core processor and allow the core to run instructions from multiple threads concurrently, how many of the following units in the processor must be duplicated/extended?
 - ① Program counter
 - ② Register mapping tables
 - ③ Physical registers
 - 4 ALUs
 - ⑤ Data cache
 - ® Reorder buffer/Instruction Queue
 - A. 2
 - B. 3
 - C. 4
 - D. 5
 - E. 6



Architectural support for simultaneous multithreading


- To create an illusion of a multi-core processor and allow the core to run instructions from multiple threads concurrently, how many of the following units in the processor must be duplicated/extended?
 - ① Program counter you need to have one for each context
 - 2 Register mapping tables you need to have one for each context

 - 4 ALUsyou can share
 - Data cacheyou can share
 - ® Reorder buffer/Instruction Queue
 - A. 2 you need to indicate which context the instruction is from
 - B. 3
 - C. 4
 - D. 5
 - E. 6

How do we support two running programs in one pipeline?

- We need two program counters
- We need two sets of architectural to physical register mappings
- We do not need
 - Duplicated cache virtually indexed, physically tagged cache already addressed that
 - Duplicated pipeline functional units isn't sharing the whole purpose?
 - Duplicated reorder buffer you simply need to tag which process the instruction belongs to

Recap: Register renaming





Pros/Cons of SMT

- How many of the following statements about SMT is/are correct?
 - ① SMT makes processors with deep pipelines more tolerable to mis-predicted branches
 - ② SMT can improve the throughput of a single-threaded application
 - ③ SMT processors can better utilize hardware during cache misses comparing with superscalar processors with the same issue width
 - ④ SMT processors can have higher cache miss rates comparing with superscalar processors with the same cache sizes when executing the same set of applications.
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4



Pros/Cons of SMT

- How many of the following statements about SMT is/are correct?
 - SMT makes processors with deep pipelines more tolerable to mis-predicted branches

 We can execute from other threads/contexts instead of the current one hurt, b/c you are sharing resource with other threads.
 - ② SMT can improve the throughput of a single-threaded application
 - SMT processors can better utilize hardware during cache misses comparing with superscalar processors with the same issue width contexts instead of the current one
 - SMT processors can have higher cache miss rates comparing with superscalar processors with the same cache sizes when executing the same set of applications.

b/c we're sharing the cache

- A. 0
- B. 1
- C. 2
- D. 3
- E. 4

Announcements

- Assignment 4 due tonight
- Assignment 5 should be up by Thursday
- Hung-Wei's Office Hour changes to Tuesdays 10:30a—12:00p for the following two weeks (always check the calendar for the up-todate information)
- Final Exam
 - 12/7 (in class) 80 minutes paper-based. Same rules as the midterm, including CSMS comprehensive examine.
 - 12/11 6pm 12/14 6pm (any 3-hour you pick) open-ended questions, multiple choices, and programming assessments (TBD)

Computer Science & Engineering

203



