

Data Hazards, Data forwarding & SuperScalar

Hung-Wei Tseng

Data hazards

Data hazards

- An instruction currently in the pipeline cannot receive the “logically” correct value for execution
- Data dependencies
 - The output of an instruction is the input of a later instruction
 - May result in data hazard if the later instruction that consumes the result is still in the pipeline

Data hazards

- ① `movl (%rdi), %eax`
- ② `movl (%rsi), %edx`
- ③ `movl %edx, (%rdi)`
- ④ `movl %eax, (%rsi)`

%edx does not have our desired value


	IF	ID	ALU/BR/M1	M2	M3	M4	WB
1	(1)						
2	(2)	(1)					
3	(3)	(2)	(1)				
4	(4)	(3)	(2)	(1)			
5		(4)	(3)	(2)	(1)		
6			(4)	(3)	(2)	(1)	
7				(4)	(3)	(2)	(1)
8					(4)	(3)	(2)
9						(4)	(3)
10							(4)
11							
12							
13							
14							

%eax does not have our desired value

Solution 1: Let's try "stall" again

- Whenever the input is not ready when the consumer is decoding, just stall — the consumer stays at ID.

we have the value for %edx already! Why another cycle?



4 additional cycles

Solution 1: Let's try "stall" again

- Whenever the input is not ready when the consumer is decoding, just stall — the consumer stays at ID.

① `movl (%rdi), %eax`
② `movl (%rsi), %edx`
③ `movl %edx, (%rdi)`
④ `movl %eax, (%rsi)`


we have the value for %edx already!
Why another cycle?

	IF	ID	ALU/BR/M1	M2	M3	M4	WB
1	(1)						
2	(2)	(1)					
3	(3)	(2)	(1)				
4	(4)	(3)	(2)	(1)			
5	(4)	(3)		(2)	(1)		
6	(4)	(3)			(2)	(1)	
7	(4)	(3)				(2)	(1)
8	(4)	(3)					(2)
9		(4)	(3)				
10			(4)	(3)			
11				(4)	(3)		
12					(4)	(3)	
13						(4)	(3)
14							(4)

Solution 2: Data forwarding

- Add logics/wires to forward the desired values to the demanding instructions

Data "forwarding"



Solution 2: Data forwarding

- Whenever the input is not ready when the consumer is decoding, just stall — the consumer stays at ID.

① `movl (%rdi), %eax`
② `movl (%rsi), %edx`
③ `movl %edx, (%rdi)`
④ `movl %eax, (%rsi)`

	IF	ID	ALU/BR/M1	M2	M3	M4	WB
1	(1)						
2	(2)	(1)					
3	(3)	(2)	(1)				
4	(4)	(3)	(2)	(1)			
5	(4)	(3)		(2)	(1)		
6	(4)	(3)			(2)	(1)	
7	(4)	(3)	data forwarding			(2)	(1)
8		(4)					(2)
9			(4)	(3)			
10				(4)	(3)		
11					(4)	(3)	
12						(4)	(3)
13							(4)
14							

Another code example

```
for(i = 0; i < count; i++) {  
    s += a[i];  
}
```

```
.L3:  
①      movl    (%rdi), %ecx  
②      addl    %ecx, %eax  
③      addq    $4, %rdi  
④      cmpq    %rdx, %rdi  
⑤      jne     .L3  
⑥      ret
```

	IF	ID	ALU/BR/M1	M2	M3	M4/XORL	WB
1	(1)						
2	(2)	(1)					
3	(3)	(2)	(1)				
4	(3)	(2)		(1)			
5	(3)	(2)			(1)		
6	(3)	(2)				(1)	
7	(4)	(3)	(2)				(1)
8	(5)	(4)	(3)	(2)			
9		(5)	(4)	(3)	(2)		
10			(5)	(4)	(3)	(2)	
11				(5)	(4)	(3)	(2)
12					(5)	(4)	(3)
13						(5)	(4)

Compiler optimization

```
for(i = 0; i < count; i++) {  
    s += a[i];  
}
```

```
.L3:  
①    movl    (%rdi), %ecx  
②    addq    $4, %rdi  
③    addl    %ecx, %eax  
④    cmpq    %rdx, %rdi  
⑤    jne     .L3  
⑥    ret
```

	IF	ID	ALU/BR/M1	M2	M3	M4/XORL	WB
1	(1)						
2	(2)	(1)					
3	(3)	(2)	(1)				
4	(3)	(2)	(2)	(1)			
5	(3)	(2)		(2)	(1)		
6	(4)	(2)			(2)	(1)	
7	(5)	(4)	(3)			(2)	(1)
8		(5)	(4)	(3)			(2)
9			(5)	(4)	(3)		
10				(5)	(4)	(3)	
11					(5)	(4)	(3)
12						(5)	(4)
13							(5)

Compiler optimization

```
for(i = 0; i < count; i++) {  
    s += a[i];  
}
```


```
.L3:  
①    movl    (%rdi), %ecx  
②    addq    $4, %rdi  
③    addl    %ecx, %eax  
④    cmpq    %rdx, %rdi  
⑤    jne     .L3  
⑥    ret
```

	IF	ID	ALU/BR/M1	M2	M3	M4/XORL	WB
1	(1)						
2	(2)	(1)					
3	(3)	(2)	(1)				
4	(3)	(2)	(2)	(1)			
5	(3)	(2)		(2)	(1)		
6	(4)	(2)			(2)	(1)	
7	(5)	(4)	(3)			(2)	(1)
8		(5)	(4)	(3)			(2)
9			(5)	(4)	(3)		
10				(5)	(4)	(3)	
11					(5)	(4)	(3)
12						(5)	(4)
13							(5)


addq is not depending on movl and
ALU is free! can we execute them
together?

If $CPI == 1$ the limitation?


Data "forwarding"



Data "forwarding"



Super Scalar



Super Scalar

Superscalar

- Since we have many functional units now, we should fetch/decode more instructions each cycle so that we can have more instructions to issue!
- Super-scalar: fetch/decode/issue more than one instruction each cycle
 - **Fetch width:** how many instructions can the processor fetch/decode each cycle
 - **Issue width:** how many instructions can the processor issue each cycle
- The theoretical CPI should now be

1

$\min(\text{issue width}, \text{fetch width}, \text{decode width})$

Superscalar: fetch/issue width == 2, theoretical CPI = 0.5

```
for(i = 0; i < count; i++) {  
    s += a[i];  
}
```

.L3:

①

movl

(%rdi), %ecx

②

addq

\$4, %rdi

③

addl

%ecx, %eax

④

cmpq

%rdx, %rdi

⑤

jne

.L3

⑥

ret


	IF	ID	M1/ALU/BR	M2	M3	M4	WB
1	(1) (2)						
2	(3) (4)	(1) (2)					
3	(5)	(3) (4)	(1) (2)				
4	(5)	(3) (4)		(1) (2)			
5	(5)	(3) (4)			(1) (2)		
6	(5)	(3) (4)				(1) (2)	
7		(5)	(3) (4)				(1) (2)
8			(5)	(3) (4)			
9				(5)	(3) (4)		
10					(5)	(3) (4)	
11						(5)	(3) (4)
12							(5)

Everything we need
for (4) is ready here!
Why can't we
execute it?



If we loop many times (assume perfect predictor)

```
① movl    (%rdi), %ecx
② addq    $4, %rdi
③ addl    %ecx, %eax
④ cmpq    %rdx, %rdi
⑤ jne     .L3
⑥ movl    (%rdi), %ecx
⑦ addq    $4, %rdi
⑧ addl    %ecx, %eax
⑨ cmpq    %rdx, %rdi
⑩ jne     .L3
⑪ movl    (%rdi), %ecx
⑫ addq    $4, %rdi
⑬ addl    %ecx, %eax
⑭ cmpq    %rdx, %rdi
⑮ jne     .L3
```



Limitations of Compiler Optimizations

- If the hardware (e.g., pipeline changes), the same compiler optimization may not be that helpful
- The compiler can only optimize on static instructions, but cannot optimize dynamic instruction
 - Compiler cannot predict branches
 - Compiler does not know if cache has the data/instructions

What do you need to execution an instruction?

- Whenever the instruction is decoded — put decoded instruction somewhere
- Whenever the inputs are ready — **all data dependencies are resolved**
- Whenever the target functional unit is available

Dynamic instruction scheduling/ Out-of-order (OoO) execution


What do you need to execution an instruction?

- Whenever the instruction is decoded — put decoded instruction somewhere
- Whenever the inputs are ready — **all data dependencies are resolved**
- Whenever the target functional unit is available

Scheduling instructions: based on data dependencies

- Draw the data dependency graph, put an arrow if an instruction depends on the other.

```
① movl    (%rdi), %ecx
② addq    $4, %rdi
③ addl    %ecx, %eax
④ cmpq    %rdx, %rdi
⑤ jne     .L3
⑥ movl    (%rdi), %ecx
⑦ addq    $4, %rdi
⑧ addl    %ecx, %eax
⑨ cmpq    %rdx, %rdi
⑩ jne     .L3
```




- In theory**, instructions without dependencies can be executed in parallel or out-of-order
- Instructions with dependencies can never be reordered

False dependencies

- We are still limited by **false dependencies**
- They are not “true” dependencies because they don’t have an arrow in data dependency graph
 - **WAR (Write After Read):** a later instruction overwrites the source of an earlier one
 - 2 and 1, 6 and 3, 7 and 4, 7 and 6
 - **WAW (Write After Write):** a later instruction overwrites the output of an earlier one
 - 6 and 1

```
①  movl    (%rdi), %ecx
②  addq    $4, %rdi
③  addl    %ecx, %eax
④  cmpq    %rdx, %rdi
⑤  jne     .L3
⑥  movl    (%rdi), %ecx
⑦  addq    $4, %rdi
⑧  addl    %ecx, %eax
⑨  cmpq    %rdx, %rdi
⑩  jne     .L3
```



False dependencies

- We are still limited by **false dependencies**
- They are not “true” dependencies because they don’t have an arrow in data dependency graph


- **WAR (Write After Read):** a later instruction overwrites the source of an earlier one

- 2 and 1, 6 and 3, 7 and 4, 7 and 6

- **WAW (Write After Write):** a later instruction overwrites the output of an earlier one

- 6 and 1

```
①  movl    (%rdi), %ecx
②  addq    $4, %rdi
③  addl    %ecx, %eax
④  cmpq    %rdx, %rdi
⑤  jne     .L3
⑥  movl    (%rdi), %ecx
⑦  addq    $4, %rdi
⑧  addl    %ecx, %eax
⑨  cmpq    %rdx, %rdi
⑩  jne     .L3
```



Limitations of Compiler Optimizations

- If the hardware (e.g., pipeline changes), the same compiler optimization may not be that helpful
- The compiler can only optimize on static instructions, but cannot optimize dynamic instructions
- Compilers are limited by the registers an ISA provides

Recap: False dependencies

- We are still limited by **false dependencies**
- They are not “true” dependencies because they don’t have an arrow in data dependency graph

- **WAR (Write After Read):** a later instruction overwrites the source of an earlier one


- 2 and 1, 6 and 3, 7 and 4, 7 and 6

- **WAW (Write After Write):** a later instruction overwrites the output of an earlier one

We need to give each output a new register!!!


```
① movl    (%rdi), %ecx
② addq    $4, %rdi
③ addq    %ecx, %eax
④ cmpq    %rdx, %rdi
⑤ jne     .L3
⑥ movl    (%rdi), %ecx
⑦ addq    $4, %rdi
⑧ addl    %ecx, %eax
⑨ cmpq    %rdx, %rdi
⑩ jne     .L3
```

72



What if we can use more registers...


```
① movl    (%rdi), %ecx
② addq    $4, %rdi
③ addl    %ecx, %eax
④ cmpq    %rdx, %rdi
⑤ jne     .L3
⑥ movl    (%rdi), %ecx
⑦ addq    $4, %rdi
⑧ addl    %ecx, %eax
⑨ cmpq    %rdx, %rdi
⑩ jne     .L3
```



```
① movl    (%rdi), %ecx, %t0
② addq    $4, %rdi, %t1
③ addl    %t0, %eax, %t2
④ cmpq    %rdx, %t1
⑤ jne     .L3
⑥ movl    (%t1), %t3
⑦ addq    $4, %t1, %t4
⑧ addl    %t2, %t3, %t5
⑨ cmpq    %rdx, %t4
⑩ jne     .L3
```

All false dependencies are gone!!!


Register renaming



Register renaming

2-issue: Only 2 of them can have instructions at the same cycle

```
① movl    (%rdi), %ecx
② addq    $4, %rdi
③ addl    %ecx, %eax
④ cmpq    %rdx, %rdi
⑤ jne     .L3
⑥ movl    (%rdi), %ecx
⑦ addq    $4, %rdi
⑧ addl    %ecx, %eax
⑨ cmpq    %rdx, %rdi
⑩ jne     .L3
⑪ movl    (%rdi), %ecx
⑫ addq    $4, %rdi
⑬ addl    %ecx, %eax
⑭ cmpq    %rdx, %rdi
⑮ jne     .L3
```



Physical Register	
eax	
ecx	
rdi	
rdx	

Valid	Value	In use	Valid	Value	In use
P1			P6		
P2			P7		
P3			P8		
P4			P9		
P5			P10		

Register renaming

2-issue: Only 2 of them can have instructions at the same cycle

- ① movl (%rdi), %ecx → P1
- ② addq \$4, %rdi → P2
- ③ addl %ecx, %eax
- ④ cmpq %rdx, %rdi
- ⑤ jne .L3
- ⑥ movl (%rdi), %ecx
- ⑦ addq \$4, %rdi
- ⑧ addl %ecx, %eax
- ⑨ cmpq %rdx, %rdi
- ⑩ jne .L3
- ⑪ movl (%rdi), %ecx
- ⑫ addq \$4, %rdi
- ⑬ addl %ecx, %eax
- ⑭ cmpq %rdx, %rdi
- ⑮ jne .L3

	IF	ID	REN	M1	M2	M3	M4	ALU	MUL	BR	ROB
1	(1)	(2)									
2	(3)	(4)	(1)	(2)							
3	(5)	(6)	(3)	(4)	(1)	(2)					
4		(5)	(6)	(3)	(4)	(1)	(2)				
5											
6											
7											
8											
9											
10											
11											

Physical Register	
eax	
ecx	P1
rdi	P2
rdx	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
P3				P8			
P4				P9			
P5				P10			

Register renaming

2-issue: Only 2 of them can have instructions at the same cycle

- ①

movl

(%rdi), %ecx → P1
- ②

addq

\$4, %rdi → P2
- ③

addl

%ecx, %eax → P3
- ④

cmpq

%rdx, %rdi
- ⑤

jne

.L3
- ⑥

movl

(%rdi), %ecx → P4
- ⑦

addq

\$4, %rdi
- ⑧

addl

%ecx, %eax
- ⑨

cmpq

%rdx, %rdi
- ⑩

jne

.L3
- ⑪

movl

(%rdi), %ecx
- ⑫

addq

\$4, %rdi
- ⑬

addl

%ecx, %eax
- ⑭

cmpq

%rdx, %rdi
- ⑮

jne

.L3

	IF	ID	REN	M1	M2	M3	M4	ALU	MUL	BR	ROB
1	(1)	(2)									
2	(3)	(4)	(1)	(2)							
3	(5)	(6)	(3)	(4)	(1)			(2)			
4	(7)	(8)	(5)	(6)	(3)	(4)					
5	(9)	(10)	(7)	(8)	(3)	(5)	(6)	(4)			(2)
6											
7											
8											
9											
10											
11											

(4) is now
executing before
(3)!

Physical Register	
eax	
ecx	P1
rdi	P2
rdx	P4

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	1		1	P7			
P3	0		1	P8			
P4	0		1	P9			
P5				P10			

Register renaming

2-issue: Only 2 of them can have instructions at the same cycle

- ① movl (%rdi), %ecx → P1

② addq \$4, %rdi → P2

③ addl %ecx, %eax → P3

④ cmpq %rdx, %rdi

⑤ jne .L3

⑥ movl (%rdi), %ecx → P4

⑦ addq \$4, %rdi → P5

⑧ addl %ecx, %eax → P6

⑨ cmpq %rdx, %rdi

⑩ jne .L3

⑪ movl (%rdi), %ecx

⑫ addq \$4, %rdi

⑬ addl %ecx, %eax

⑭ cmpq %rdx, %rdi

⑮ jne .L3

	IF	ID	REN	M1	M2	M3	M4	ALU	MUL	BR	ROB
1	(1)	(2)									
2	(3)(4)	(1)	(2)								
3	(5)(6)	(3)(4)	(1)	(2)							
4	(7)(8)	(5)(6)	(3)(4)	(1)				(2)			
5	(9)(10)	(7)(8)	(3)(5)(6)		(1)			(4)			(2)
6	(11)(12)	(9)(10)	(3)(7)(8)	(6)		(1)				(5)	(2)(4)
7											
8											
9											
10											
11											

Physical Register	
eax	P6
ecx	P1
rdi	P5
rdx	P4

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6	0		1
P2	1		1	P7			
P3	0		1	P8			
P4	0		1	P9			
P5	0		1	P10			

Register renaming

2-issue: Only 2 of them can have instructions at the same cycle

- ①

movl

(%rdi), %ecx → P1
- ②

addq

\$4, %rdi → P2
- ③

addl

%ecx, %eax → P3
- ④

cmpq

%rdx, %rdi
- ⑤

jne

.L3
- ⑥

movl

(%rdi), %ecx → P4
- ⑦

addq

\$4, %rdi → P5
- ⑧

addl

%ecx, %eax → P6
- ⑨

cmpq

%rdx, %rdi
- ⑩

jne

.L3
- ⑪

movl

(%rdi), %ecx
- ⑫

addq

\$4, %rdi
- ⑬

addl

%ecx, %eax
- ⑭

cmpq

%rdx, %rdi
- ⑮

jne

.L3

	IF	ID	REN	M1	M2	M3	M4	ALU	MUL	BR	ROB
1	(1)	(2)									
2	(3)	(4)	(1)								
3	(5)	(6)	(3)								
4	(7)	(8)	(5)	(1)				(2)			
5	(9)	(10)	(7)		(1)			(4)			(2)
6	(11)	(12)	(9)	(6)		(1)				(5)	(2)(4)
7	(13)	(14)	(11)		(6)		(1)	(7)			(2)(4)(5)
8											
9											
10											
11											

Physical Register	
eax	P6
ecx	P1
rdi	P5
rdx	P4

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6	0		1
P2	1		1	P7			
P3	0		1	P8			
P4	0		1	P9			
P5	0		1	P10			

Register renaming

2-issue: Only 2 of them can have instructions at the same cycle

- ①

movl

(%rdi), %ecx → P1
- ②

addq

\$4, %rdi → P2
- ③

addl

%ecx, %eax → P3
- ④

cmpq

%rdx, %rdi
- ⑤

jne

.L3
- ⑥

movl

(%rdi), %ecx → P4
- ⑦

addq

\$4, %rdi → P5
- ⑧

addl

%ecx, %eax → P6
- ⑨

cmpq

%rdx, %rdi
- ⑩

jne

.L3
- ⑪

movl

(%rdi), %ecx → P7
- ⑫

addq

\$4, %rdi → P8
- ⑬

addl

%ecx, %eax
- ⑭

cmpq

%rdx, %rdi
- ⑮

jne

.L3

	IF	ID	REN	M1	M2	M3	M4	ALU	MUL	BR	ROB
1	(1)	(2)									
2	(3)(4)	(1)	(2)								
3	(5)(6)	(3)(4)	(1)	(2)							
4	(7)(8)	(5)(6)	(3)(4)	(1)				(2)			
5	(9)(10)	(7)(8)	(3)(5)(6)		(1)			(4)			(2)
6	(11)(12)	(9)(10)	(3)(7)(8)	(6)		(1)				(5)	(2)(4)
7	(13)(14)	(11)(12)	(3)(8)(9)(10)		(6)		(1)	(7)			(2)(4)(5)
8	(15)(16)	(13)(14)	(8)(9)(10)(11)(12)			(6)		(3)			(1)(2)(4)(5)(7)
9											
10											
11											

Physical Register	
eax	P6
ecx	P7
rdi	P8
rdx	P4

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	0		1
P2	1		1	P7	0		1
P3	0		1	P8	0		1
P4	0		1	P9			
P5	1		1	P10			

Register renaming

2-issue: Only 2 of them can have instructions at the same cycle

- ①

movl

(%rdi), %ecx → P1
- ②

addq

\$4, %rdi → P2
- ③

addl

%ecx, %eax → P3
- ④

cmpq

%rdx, %rdi
- ⑤

jne

.L3
- ⑥

movl

(%rdi), %ecx → P4
- ⑦

addq

\$4, %rdi → P5
- ⑧

addl

%ecx, %eax → P6
- ⑨

cmpq

%rdx, %rdi
- ⑩

jne

.L3
- ⑪

movl

(%rdi), %ecx → P7
- ⑫

addq

\$4, %rdi → P8
- ⑬

addl

%ecx, %eax → P9
- ⑭

cmpq

%rdx, %rdi
- ⑮

jne

.L3

	IF	ID	REN	M1	M2	M3	M4	ALU	MUL	BR	ROB
1	(1)	(2)									
2	(3)	(4)	(1)								
3	(5)	(6)	(3)								
4	(7)	(8)	(5)	(1)				(2)			
5	(9)	(10)	(7)		(1)			(4)			(2)
6	(11)	(12)	(9)	(6)		(1)				(5)	(2)(4)
7	(13)	(14)	(11)		(6)		(1)	(7)			(2)(4)(5)
8	(15)	(16)	(13)			(6)		(3)			(1)(2)(4)(5)(7)
9	(17)	(18)	(15)	(11)			(6)	(9)			(3)(4)(5)(7)
10											
11											

Physical Register	
eax	P9
ecx	P7
rdi	P8
rdx	P4

	Valid	Value	In use		Valid	Value	In use
P1	1		0	P6	0		1
P2	1		0	P7	0		1
P3	1		1	P8	0		1
P4	0		1	P9	0		1
P5	1		1	P10			

Register renaming

2-issue: Only 2 of them can have instructions at the same cycle

- ①

movl

(%rdi), %ecx → P1
- ②

addq

\$4, %rdi → P2
- ③

addl

%ecx, %eax → P3
- ④

cmpq

%rdx, %rdi
- ⑤

jne

.L3
- ⑥

movl

(%rdi), %ecx → P4
- ⑦

addq

\$4, %rdi → P5
- ⑧

addl

%ecx, %eax → P6
- ⑨

cmpq

%rdx, %rdi
- ⑩

jne

.L3
- ⑪

movl

(%rdi), %ecx → P7
- ⑫

addq

\$4, %rdi → P8
- ⑬

addl

%ecx, %eax → P9
- ⑭

cmpq

%rdx, %rdi
- ⑮

jne

.L3

	IF	ID	REN	M1	M2	M3	M4	ALU	MUL	BR	ROB
1	(1)	(2)									
2	(3)(4)	(1)(2)									
3	(5)(6)	(3)(4)	(1)(2)								
4	(7)(8)	(5)(6)	(3)(4)	(1)				(2)			
5	(9)(10)	(7)(8)	(3)(5)(6)		(1)			(4)			(2)
6	(11)(12)	(9)(10)	(3)(7)(8)	(6)		(1)				(5)	(2)(4)
7	(13)(14)	(11)(12)	(3)(8)(9)(10)		(6)		(1)	(7)			(2)(4)(5)
8	(15)(16)	(13)(14)	(8)(9)(10)(11)(12)			(6)		(3)			(1)(2)(4)(5)(7)
9	(17)(18)	(15)(16)	(8)(10)(12)(13)(14)	(11)			(6)	(9)			(3)(4)(5)(7)
10	(19)(20)	(17)(18)	(12)(13)(14)(15)(16)		(11)			(8)		(10)	(6)(7)(9)
11											

Physical Register	
eax	P9
ecx	P7
rdi	P8
rdx	P4

	Valid	Value	In use		Valid	Value	In use
P1	1		0	P6	0		1
P2	1		0	P7	0		1
P3	1		0	P8	0		1
P4	0		1	P9	0		1
P5	1		1	P10	0		1

Register renaming

2-issue: Only 2 of them can have instructions at the same cycle

- ①

movl

(%rdi), %ecx → P1
- ②

addq

\$4, %rdi → P2
- ③

addl

%ecx, %eax → P3
- ④

cmpq

%rdx, %rdi
- ⑤

jne

.L3
- ⑥

movl

(%rdi), %ecx → P4
- ⑦

addq

\$4, %rdi → P5
- ⑧

addl

%ecx, %eax → P6
- ⑨

cmpq

%rdx, %rdi
- ⑩

jne

.L3
- ⑪

movl

(%rdi), %ecx → P7
- ⑫

addq

\$4, %rdi → P8
- ⑬

addl

%ecx, %eax → P9
- ⑭

cmpq

%rdx, %rdi
- ⑮

jne

.L3

	IF	ID	REN	M1	M2	M3	M4	ALU	MUL	BR	ROB
1	(1)	(2)									
2	(3)(4)	(1)(2)									
3	(5)(6)	(3)(4)	(1)(2)								
4	(7)(8)	(5)(6)	(3)(4)	(1)				(2)			
5	(9)(10)	(7)(8)	(3)(5)(6)		(1)			(4)			(2)
6	(11)(12)	(9)(10)	(3)(7)(8)	(6)		(1)				(5)	(2)(4)
7	(13)(14)	(11)(12)	(3)(8)(9)(10)		(6)		(1)	(7)			(2)(4)(5)
8	(15)(16)	(13)(14)	(8)(9)(10)(11)(12)			(6)		(3)			(1)(2)(4)(5)(7)
9	(17)(18)	(15)(16)	(8)(10)(12)(13)(14)	(11)			(6)	(9)			(3)(4)(5)(7)
10	(19)(20)	(17)(18)	(12)(13)(14)(15)(16)		(11)			(8)		(10)	(6)(7)(9)
11		(19)(20)	(13)(14)(15)(16)(17)(18)			(11)		(12)			(8)(9)(10)

Physical Register	
eax	P6
ecx	P1
rdi	P5
rdx	P4

	Valid	Value	In use		Valid	Value	In use
P1	1		0	P6	1		1
P2	1		0	P7	0		1
P3	1		0	P8	0		1
P4	1		0	P9	0		1
P5	1		1	P10	0		1

Register renaming

2-issue: Only 2 of them can have instructions at the same cycle

① movl (%rdi), %ecx → P1

② addq \$4, %rdi → P2

③ addl %ecx, %eax → P3

④ cmpq %rdx, %rdi

⑤ jne .L3

⑥ movl (%rdi), %ecx → P4

⑦ addq \$4, %rdi → P5

⑧ addl %ecx, %eax → P6

⑨ cmpq %rdx, %rdi

⑩ jne .L3

⑪ movl (%rdi), %ecx → P7

⑫ addq \$4, %rdi → P8

⑬ addl %ecx, %eax → P9

⑭ cmpq %rdx, %rdi

⑮ jne .L3

	IF	ID	REN	M1	M2	M3	M4	ALU	MUL	BR	ROB
1	(1)	(2)									
2	(3)(4)	(1)(2)									
3	(5)(6)	(3)(4)	(1)(2)								
4	(7)(8)	(5)(6)	(3)(4)	(1)				(2)			
5	(9)(10)	(7)(8)	(3)(5)(6)		(1)			(4)			(2)
6	(11)(12)	(9)(10)	(3)(7)(8)	(6)		(1)				(5)	(2)(4)
7	(13)(14)	(11)(12)	(3)(8)(9)(10)		(6)		(1)	(7)			(2)(4)(5)
8	(15)(16)	(13)(14)	(8)(9)(10)(11)(12)			(6)		(3)			(1)(2)(4)(5)(7)
9	(17)(18)	(15)(16)	(8)(10)(12)(13)(14)	(11)			(6)	(9)			(3)(4)(5)(7)
10	(19)(20)	(17)(18)	(12)(13)(14)(15)(16)		(11)			(8)		(10)	(6)(7)(9)
11		(19)(20)	(13)(14)(15)(16)(17)(18)			(11)		(12)			(8)(9)(10)
12			(13)(15)(17)(18)(19)(20)	(16)			(11)	(14)			(12)
13											
14											
15											

Register renaming

2-issue: Only 2 of them can have instructions at the same cycle

① movl (%rdi), %ecx → P1

② addq \$4, %rdi → P2

③ addl %ecx, %eax → P3

④ cmpq %rdx, %rdi

⑤ jne .L3

⑥ movl (%rdi), %ecx → P4

⑦ addq \$4, %rdi → P5

⑧ addl %ecx, %eax → P6

⑨ cmpq %rdx, %rdi

⑩ jne .L3

⑪ movl (%rdi), %ecx → P7

⑫ addq \$4, %rdi → P8

⑬ addl %ecx, %eax → P9

⑭ cmpq %rdx, %rdi

⑮ jne .L3

	IF	ID	REN	M1	M2	M3	M4	ALU	MUL	BR	ROB
1	(1)	(2)									
2	(3)(4)	(1)(2)									
3	(5)(6)	(3)(4)	(1)(2)								
4	(7)(8)	(5)(6)	(3)(4)	(1)				(2)			
5	(9)(10)	(7)(8)	(3)(5)(6)		(1)			(4)			(2)
6	(11)(12)	(9)(10)	(3)(7)(8)	(6)		(1)				(5)	(2)(4)
7	(13)(14)	(11)(12)	(3)(8)(9)(10)		(6)		(1)	(7)			(2)(4)(5)
8	(15)(16)	(13)(14)	(8)(9)(10)(11)(12)			(6)		(3)			(1)(2)(4)(5)(7)
9	(17)(18)	(15)(16)	(8)(10)(12)(13)(14)	(11)			(6)	(9)			(3)(4)(5)(7)
10	(19)(20)	(17)(18)	(12)(13)(14)(15)(16)		(11)			(8)		(10)	(6)(7)(9)
11		(19)(20)	(13)(14)(15)(16)(17)(18)			(11)		(12)			(8)(9)(10)
12			(13)(15)(17)(18)(19)(20)	(16)			(11)	(14)			(12)
13			(17)(18)(19)(20)		(16)			(13)		(15)	(11)(12)(14)
14											
15											

Register renaming

2-issue: Only 2 of them can have instructions at the same cycle

- ①

movl

(%rdi), %ecx → P1
- ②

addq

\$4, %rdi → P2
- ③

addl

%ecx, %eax → P3
- ④

cmpq

%rdx, %rdi
- ⑤

jne

.L3
- ⑥

movl

(%rdi), %ecx → P4
- ⑦

addq

\$4, %rdi → P5
- ⑧

addl

%ecx, %eax → P6
- ⑨

cmpq

%rdx, %rdi
- ⑩

jne

.L3
- ⑪

movl

(%rdi), %ecx → P7
- ⑫

addq

\$4, %rdi → P8
- ⑬

addl

%ecx, %eax → P9
- ⑭

cmpq

%rdx, %rdi
- ⑮

jne

.L3

	IF	ID	REN	M1	M2	M3	M4	ALU	MUL	BR	ROB
1	(1)	(2)									
2	(3)	(4)	(1)								
3	(5)	(6)	(3)								
4	(7)	(8)	(5)	(1)				(2)			
5	(9)	(10)	(7)		(1)			(4)			(2)
6	(11)	(12)	(9)	(6)		(1)				(5)	(2)(4)
7	(13)	(14)	(11)		(6)		(1)	(7)			(2)(4)(5)
8	(15)	(16)	(13)			(6)		(3)			(1)(2)(4)(5) (7)
9	(17)	(18)	(15)	(11)			(6)	(9)			(3)(4)(5)(7)
10	(19)	(20)	(17)		(11)			(8)		(10)	(6)(7)(9)
11		(19)	(20)			(11)		(12)			(8)(9)(10)
12			(13)	(16)			(11)	(14)			(12)
13			(17)		(16)			(13)		(15)	(11)(12) (14)
14			(19)			(16)		(17)			(13)(14)(15)
15											

Register renaming

2-issue: Only 2 of them can have instructions at the same cycle

- ①

movl

(%rdi), %ecx → P1
- ②

addq

\$4, %rdi → P2
- ③

addl

%ecx, %eax → P3
- ④

cmpq

%rdx, %rdi
- ⑤

jne

.L3
- ⑥

movl

(%rdi), %ecx → P4
- ⑦

addq

\$4, %rdi → P5
- ⑧

addl

%ecx, %eax → P6
- ⑨

cmpq

%rdx, %rdi
- ⑩

jne

.L3
- ⑪

movl

(%rdi), %ecx → P7
- ⑫

addq

\$4, %rdi → P8
- ⑬

addl

%ecx, %eax → P9
- ⑭

cmpq

%rdx, %rdi
- ⑮


jne

.L3

	IF	ID	REN	M1	M2	M3	M4	ALU	MUL	BR	ROB
1	(1)	(2)									
2	(3)(4)	(1)(2)									
3	(5)(6)	(3)(4)	(1)(2)								
4	(7)(8)	(5)(6)	(3)(4)	(1)				(2)			
5	(9)(10)	(7)(8)	(3)(5)(6)		(1)			(4)			(2)
6	(11)(12)	(9)(10)	(3)(7)(8)	(6)		(1)				(5)	(2)(4)
7	(13)(14)	(11)(12)	(3)(8)(9)(10)		(6)		(1)	(7)			(2)(4)(5)
8	(15)(16)	(13)(14)	(8)(9)(10)(11)(12)			(6)		(3)			(1)(2)(4)(5)(7)
9	(17)(18)	(15)(16)	(8)(10)(12)(13)(14)	(11)			(6)	(9)			(3)(4)(5)(7)
10	(19)(20)	(17)(18)	(12)(13)(14)(15)(16)		(11)			(8)		(10)	(6)(7)(9)
11		(19)(20)	(13)(14)(15)(16)(17)(18)			(11)		(12)			(8)(9)(10)
12			(13)(15)(17)(18)(19)(20)	(16)			(11)	(14)			(12)
13			(17)(18)(19)(20)		(16)			(13)		(15)	(11)(12)(14)
14						(16)		(17)			(13)(14)(15)
15							(16)	(19)			(17)

Through data flow graph analysis

```
① movl (%rdi), %ecx
② addq $4, %rdi
③ addl %ecx, %eax
④ cmpq %rdx, %rdi
⑤ jne .L3
⑥ movl (%rdi), %ecx
⑦ addq $4, %rdi
⑧ addl %ecx, %eax
⑨ cmpq %rdx, %rdi
⑩ jne .L3
⑪ movl (%rdi), %ecx
⑫ addq $4, %rdi
⑬ addl %ecx, %eax
⑭ cmpq %rdx, %rdi
⑮ jne .L3
⑯ movl (%rdi), %ecx
⑰ addq $4, %rdi
⑱ addl %ecx, %eax
⑲ cmpq %rdx, %rdi
⑳ jne .L3
㉑ movl (%rdi), %ecx
```



Execution time is determined
by the "critical path"
composed by 1, 6, 11, ..., 1+5n

3 cycles every iteration
 $CPI = \frac{3}{5} = 0.6!$

The pipelines of Modern Processors


Intel Alder Lake (P-Core)

$$MinCPI = \frac{1}{12}$$

$$MinINTInst.CPI = \frac{1}{5}$$

$$MinMEMInst.CPI = \frac{1}{7}$$


$$MinBRInst.CPI = \frac{1}{2}$$



7-issue memory pipeline

Intel Alder Lake (E-Core)

5-issue pipeline




What if we have "unlimited" ILP — "linked list"

Doesn't help that much!

— It's important that the programmer should write code that can exploit "ILP"

```
do {  
    number_of_nodes++;  
    current = current->next;  
} while ( current != NULL );
```

```
① .L3:    movq    8(%rdi), %rdi  
②      addl    $1, %eax  
③      testq   %rdi, %rdi  
④      jne     .L3
```



Summary: Characteristics of modern processor architectures

- Multiple-issue pipelines with multiple functional units available
 - Multiple ALUs
 - Multiple Load/store units
 - Dynamic OoO scheduling to reorder instructions whenever possible
- Cache — very high hit rate if your code has good locality
 - Very matured data/instruction prefetcher
- Branch predictors — very high accuracy if your code is predictable
 - Perceptron
 - Variable history predictors