
Modern Processor Design (IV): Try everything

Hung-Wei Tseng

Recap: Pipelining




Recap: Three pipeline hazards

- Structural hazards resource conflicts cannot support simultaneous execution of instructions in the pipeline
- Control hazards the PC can be changed by an instruction in the pipeline
- Data hazards an instruction depending on a the result that's not yet generated or propagated when the instruction needs that

Recap: addressing hazards

- Structural hazards
 - Stall
 - Modify hardware design
- Control hazards
 - Stall
 - Static prediction
 - Dynamic prediction all "high-performance" processors nowadays have pretty decent branch predictors
 - Local bimodal
 - Global 2-level
 - Perceptron

The "current" pipeline



Recap: How many dependencies do we have?

int temp = *a;

*a = *b;

*b = temp;

How many pairs of data dependences are there in the following x86 instructions?

```
(%rdi), %eax
movl
         (%rsi) //edx
movl
        %edx (%rdi)
movl
         %eax, (%rsi)
movl
 A. 1
 C. 3
 D. 4
 E. 5
```

Recap: Data hazards?

• How many pairs of data dependences in the following x86 instructions will result in data hazards if a memory operation (assume 100% cache hit rate) takes 4 cycles?

```
(%rdi), %eax
movl
                                 M1
                                    M2
                                        M3
                                            M4
                                                WB
         (%rsi), %edx
movl
                             IF.
                                                M4
                                                    WB
                                 ID
         %edx, (%rdi)
                                           M2 M3
                                 IF.
                                                    M4
movl
                                                M2
                                                    M3
         %eax, (%rsi)
movl
```

A. 0

B. 1

C. 2

D. 3

E. 4

Solution 1: Let's try "stall" again

 Whenever the input is not ready when the consumer is decoding, just stall — the consumer stays at ID.

we have the value for %edx already! Why another cycle?

```
M3
                                                  M4
                                                      WB
movl
          (%rdi),
                    %eax
          (%rsi), %edx
                                                      M4
                                             M2
                                                  M3
                                         M1
movl
                                     IF
                                              ID
                                                  ID
                                                       ID
                                                           ID
                                                               M1
                                                                   M2
          %edx, (%rdi)
                                          ID
movl
                                          IF
                                                   IF
                                                       IF
                                                           IF
                                                               ID
                                                                   M1
                                                                        M2
                                                                            M3
          %eax, (%rsi)
movl
```

4 additional cycles

What's the most inefficient place you ever had for dealing with your business? What will you do to improve that if you're the manager?

Ideas?


Outline

- Data forwarding
- Dynamic Instruction Scheduling
- SuperScalar


Solution 2: Data forwarding

 Add logics/wires to forward the desired values to the demanding instructions

The "current" pipeline



Data "forwarding"





How many data dependencies are still problematic?

 How many pairs of data dependences in the following x86 instructions are still problematic with data forwarding if a memory operation (assume 100% cache hit rate) takes 4 cycles?

```
movl (%rdi), %eax
movl (%rsi), %edx
movl %edx, (%rdi)
movl %eax, (%rsi)
```

- A. 0
- B. 1
- C. 2
- D. 3
- E. 4



How many data dependencies are still problematic?

 How many pairs of data dependences in the following x86 instructions are still problematic with data forwarding if a memory operation (assume 100% cache hit rate) takes 4 cycles?

```
movl
          (%rdi), %eax
                                         M2
                                     M1
                                              M3
                                                  M4
                                                       WB
          (%rsi), %edx
                                                       M4
                                                           WB
movl
                                IF.
                                         M1
                                              M2
                                                  M3
                                     ID
          %edx (%rdi)
                                                           M1
                                                                M2
                                                                    M3
movl
                                                       ID
                                     IF
                                          ID
                                              ID
                                                   ID
                                                                         M4
                                                                             WB
          %eax, (%rsi)
                                          IF
                                              IF.
                                                                             M4
                                                   IF
                                                       IF
                                                                M1
                                                                    M2
                                                                        M3
movl
                                                            ID
```

3 additional cycles

```
int temp = *a;
*a = *b;
*b = temp;
```

A. 0
B. 1
C. 2
D. 3
E. 4

Solution 2: Data forwarding

 Whenever the input is not ready when the consumer is decoding, just stall — the consumer stays at ID.

```
① movl (%rdi), %eax
② movl (%rsi), %edx
③ movl %edx, (%rdi)
④ movl %eax, (%rsi)
```

	IF	ID	ALU/BR/M1	M2	М3	M4	WB
1	(1)						
2	(2)	(1)					
3	(3)	(2)	(1)				
4	(4)	(3)	(2)	(1)			
5	(4)	(3)		(2)	(1)		
6	(4)	(3)			(2)	(1)	
7	(4)	(3)	data fo	rwa	rding_	(2)	(1)
8		(4)	(3)				(2)
9			(4)	(3)			
10				(4)	(3)		
11					(4)	(3)	
12						(4)	(3)
13							(4)
14							



How many of data hazards w/ Data Forwarding?

 How many pairs of data dependences in the following x86 instructions are still problematic with data forwarding if both a memory operation and an xorl take 4 cycles?

```
① movl (%rdi), %eax
② xorl (%rsi), %eax
③ movl %eax, (%rdi)
④ xorl (%rsi), %eax
⑤ movl %eax, (%rsi)
⑥ xorl %eax, (%rdi)
```

```
A. 0B. 1C. 2D. 3E. 4
```



How many of data hazards w/ Data Forwarding?

• How many pairs of data dependences in the following x86 instructions are still problematic with data forwarding if both a memory operation and an xorl take 4 cycles?

① movl ② xorl ③ movl ④ xorl ⑤ movl ⑥ xorl	<pre>(%rdi), %eax (%rsi), %eax %eax, (%rdi) (%rsi), %eax %eax, (%rsi) %eax, (%rdi)</pre>
A. 0 B. 1 C. 2 D. 3	

an	xor	ı tal	<u>Ke 4 cycles</u>	3:			
	IF	ID	ALU/BR/M1	M2	М3	M4/XORL	WB
1	(1)						
2	(2)	(1)					
3	(3)	(2)	(1)				
4	(3)	(2)		(1)			
5	(3)	(2)			(1)		
6	(3)	(2)				(1)	
7	(4)	(3)	(2)				(1)
8	(4)	(3)		(2)			
9	(4)	(3)			(2)		
10	(4)	(3)				(2)	
11	(5)	(4)	(3)				(2)
12	(6)	(5)	(4)	(3)			
13	(6)	(5)		(4)	(3)		
14	(6)	(5)			(4)	(3)	
15	(6)	(5)				(4)	(3)
16		(6)	(5)				(4)
17			(6)	(5)			
18				(6)	(5)		
19					(6)	(5)	
20						(6)	(5)
21							(6)
22							

Let's extend the example a bit...

26

```
for(i = 0; i < count; i++) {
     int64_t temp = a[i];
     a[i] = b[i];
     b[i] = temp;
  .L9:
             (%rdi,%rax), %rsi
     movq
             (%rcx,%rax), %r8
     movq
             %r8, (%rdi,%rax)
     movq
             %rsi, (%rcx,%rax)
     movq
             $8, %rax
     addq
             %r9, %rax
     cmpq
     jne
             .L9
             (%rdi,%rax), %rsi
     movq
             (%rcx,%rax), %r8
     movq
             %r8, (%rdi,%rax)
     movq
             %rsi, (%rcx,%rax)
     movq
     addq
             $8, %rax
             %r9, %rax
     cmpq
             .L9
     jne
```

	IF	ID	ALU/BR/M1	M2	М3	M4/XORL	WB	
1	(1)							
2	(2)	(1)				10 cycl	es fo	r 7
3	(3)	(2)	(1)			instru		
4	(4)	(3)	(2)	(1)				
5	(4)	(3)		(2)	(1)	CPI =	1.43	
6	(4)	(3)			(2)	(1)	_	
7	(4)	(3)				(2)	(1)	
8	(5)	(4)	(3)				(2)	
9	(6)	(5)	(4)	(3)				
10	(7)	(6)	(5)	(4)	(3)			
11	(8)	(7)	(6)	(5)	(4)	(3)		
12	(9)	(8)	(7)	(6)	(5)	(4)	(3)	
13	(10)	(9)	(8)	(7)	(6)	(5)	(4)	
14	(11)	(10)	(9)	(8)	(7)	(6)	(5)	
15	(11)	(10)		(9)	(8)	(7)	(6)	
16	(11)	(10)			(9)	(8)	(7)	
17	(11)	(10)				(9)	(8)	
18	(12)	(11)	(10)				(9)	
19	(13)	(12)	(11)	(10)				
20	(14)	(13)	(12)	(11)	(10)			
21		(14)	(13)	(12)	(11)	(10)		
22			(14)	(13)	(12)	(11)	(10)	
			-					



The effect of code optimization

 By reordering which pair of the following instruction stream can we reduce stalls without affecting the correctness of the code?

```
(%rdi,%rax), %rsi
① movq
       (%rcx,%rax), %r8
② movq

    movq %r8, (%rdi,%rax)

    movq %rsi, (%rcx,%rax)

s addq $8, %rax
© cmpq %r9, %rax

  jne
  .L9

A. (1) & (2)
B. (2) & (3)
C. (3) & (5)
D. (4) & (6)
```

E. No ordering can help reduce the stalls



The effect of code optimization

 By reordering which pair of the following instruction stream can we reduce stalls without affecting the correctness of the code?

```
① movq (%rdi,%rax), %rsi
② movq (%rcx,%rax), %r8
③ movq %r8, (%rdi,%rax)
④ movq %rsi, (%rcx,%rax)
⑤ addq $8, %rax
⑥ cmpq %r9, %rax
⑦ jne .L9
```

- A. (1) & (2)
- B. (2) & (3)
- C. (3) & (5)
- D. (4) & (6)
- E. No ordering can help reduce the stalls

for(i = 0; i < count; i++) {</pre>

```
int64_t temp = a[i];
      a[i] = b[i];
      b[i] = temp;
                              .L9:
         (%rdi,%rax), %rsi
                                         (%rcx,%rax), %r8
movq
                                 mova
                                         (%rdi,%rax), %rsi
         (%rcx,%rax), %r8
                                 movq
movq
                                         %r8, (%rdi,%rax)
        %r8, (%rdi,%rax)
                                 mova
movq
                                         %rsi, (%rcx,%rax)
                                 mova
        %rsi, (%rcx,%rax)
movq
                                         $8, %rax
                                 addq
addq
        $8, %rax
                                         %r9, %rax
                                 cmpq
        %r9, %rax
cmpq
                                         .L9
                                 jne
         .L9
jne
                                         (%rcx,%rax), %r8
                                 movq
         (%rdi,%rax), %rsi
movq
                                         (%rdi,%rax), %rsi
                                 movq
        (%rcx,%rax), %r8
mova
                                         %r8, (%rdi,%rax)
                                 movq
        %r8, (%rdi,%rax)
movq
                                         %rsi, (%rcx,%rax)
                                 movq
        %rsi, (%rcx,%rax)
movq
                                         $8, %rax
                                 addq
        $8, %rax
addq
                                         %r9, %rax
                                 cmpq
        %r9, %rax
cmpq
                                 jne
                                         .L9
         .L9
jne
                                                 32
```

	IF	ID	ALU/BR/M1	M2	МЗ	M4/XORL	WB
1	(1)					_	_
2	(2)	(1)			9	cycles t	for 7
3	(3)	(2)	(1)		ir	nstructi	ons
4	(4)	(3)	(2)	(1)			
5	(4)	(3)		(2)	(1)	CPI = 1.	29
6	(4)	(3)			(2)	(1)	
7	(5)	(4)	(3)			(2)	(1)
8	(6)	(5)	(4)	(3)			(2)
9	(7)	(6)	(5)	(4)	(3)		
10	(8)	(7)	(6)	(5)	(4)	(3)	
11	(9)	(8)	(7)	(6)	(5)	(4)	(3)
12	(10)	(9)	(8)	(7)	(6)	(5)	(4)
13	(11)	(10)	(9)	(8)	(7)	(6)	(5)
14	(11)	(10)		(9)	(8)	(7)	(6)
15	(11)	(10)			(9)	(8)	(7)
16	(12)	(11)	(10)			(9)	(8)
17	(13)	(12)	(11)	(10)			(9)
18	(14)	(13)	(12)	(11)	(10)		
19		(14)	(13)	(12)	(11)	(10)	
20			(14)	(13)	(12)	(11)	(10)
21				(14)	(13)	(12)	(11)
22					(14)	(13)	(12)

```
for(i = 0; i < count; i++) {</pre>
                                                                      ID ALU/BR/M1
                                                                                              M4/XORL
                                                                                    M2
                                                                                         M3
        int64_t temp = a[i];
                                                                  (1)
        a[i] = b[i];
                                                                  (2)
                                                                     (1)
                                                                  (3)
                                                                            (1)
                                                                     (2)
        b[i] = temp;
                                                                  (4)
                                                                            (2)
                                                                                    (1)
                                                                     (3)
                                                                                    (2)
                                                                                          (1)
                                                                                                 (1)
                                                                  (4)
                                                                                          (2)
                                                                     (3)
                                                                  (5)
                                                                            (3)
                                                                                                 (2)
                                                                                                        (1)
                                                                     (4)
                                                                                                        (2)
                               .L9:
                                                                 (6)
                                                                            (4)
                                                                                    (3)
                                                                     (5)
         (%rcx,%rax), %r8
movq
                                           (%rcx,%rax), %r8
                                  mova
                                                                                          (3)
                                                                            (5)
                                                                                    (4)
                                                                     (6)
         (%rdi,%rax), %rsi
movq
                                           (%rdi,%rax), %rsi<sub>10</sub>
                                  mova
                                                                                          (4)
                                                                 (8)
                                                                            (6)
                                                                                                 (3)
                                                                                    (5)
        %r8, (%rdi,%rax)
movq
                                           %r8, (%rdi,%rax)
                                  mova
                                                                 (9)
                                                                            (7)
                                                                                    (6)
                                                                                         7 cycles for 7
        %rsi, (%rcx,%rax)
                                           %rsi, (%rcx,%rax)<sub>12</sub> (10)
movq
                                  mova
                                                                            (8)
                                                                                    (7)
addq
         $8, %rax
                                           $8, %rax
                                  addq
                                                              13 (11) (10)
                                                                                    (8)
                                                                            (9)
        %r9, %rax
cmpq
                                           (%rcx,%rax), %r8
                                  mova
jne
         .L9
                                                              14 (12) (11)
                                                                            (10)
                                                                                    (9)
                                           (%rdi,%rax), %rsi
                                  movq
         (%rcx,%rax), %r8
movq
                                                              15 (13) (12)
                                                                            (11)
                                                                                    (10)
                                                                                          (9)
                                                                                                 (8)
                                                                                                        (7)
                                           %r9, %rax
                                  cmpq
         (%rdi,%rax), %rsi
movq
                                                                                                        (8)
                                                              16 (14) (13)
                                                                            (12)
                                                                                    (11)
                                                                                         (10)
                                                                                                 (9)
                                            .L9
                                  jne
        %r8, (%rdi,%rax)
movq
                                                                            (13)
                                                                                    (12)
                                                                                         (11)
                                                                                                        (9)
                                           %r8, (%rdi,%rax)
                                                                     (14)
                                                                                                (10)
                                  mova
        %rsi, (%rcx,%rax)
movq
                                           %rsi, (%rcx,%rax)18
                                                                                                        (10)
                                                                            (14)
                                                                                    (13)
                                                                                         (12)
                                                                                                 (11)
                                  mova
        $8, %rax
addq
        Compiler cannot optimize across branch 20
                                                                                    (14)
                                                                                         (13)
                                                                                                (12)
                                                                                                        (11)
cmpq
                                                                                         (14)
                                                                                                (13)
                                                                                                        (12)
jne
             since it's predicted during runtime!
                                                              21
                                                                                                        (13)
                                                                                                (14)
                                                              22
                                                                                                        (14)
```

Limitations of Compiler Optimizations

- If the hardware (e.g., pipeline changes), the same compiler optimization may not be that helpful
- The compiler can only optimize on static instructions, but cannot optimize dynamic instruction
 - Compiler cannot predict branches
 - Compiler does not know if cache has the data/instructions

Dynamic instruction scheduling/ Out-of-order (OoO) execution


What do you need to execution an instruction?

- Whenever the instruction is decoded put decoded instruction somewhere
- Whenever the inputs are ready all data dependencies are resolved
- Whenever the target functional unit is available

Scheduling instructions: based on data dependencies

Draw the data dependency graph, put an arrow if an instruction depends on the other.

```
(%rdi,%rax), %rsi
  movq
          (%rcx,%rax), %r8
  movq
          %r8, (%rdi,%rax)
  movq
          %rsi, (%rcx,%rax)
  movq
  addq
          $8, %rax
          %r9, %rax
  cmpq
  jne
           .L9
          (%rdi,%rax), %rsi
  movq
          (%rcx,%rax), %r8
  movq
          %r8, (%rdi,%rax)
10 movq
① movq
          %rsi, (%rcx,%rax)
          $8, %rax
12 addq
13 cmpq
          %r9, %rax
14 jne
           .L9
```



- In theory, instructions without dependencies can be executed in parallel or out-of-order
- Instructions with dependencies (on the same path) can never be reordered




If we can predict the future ...

Consider the following dynamic instructions:

```
(%rdi,%rax), %rsi
① movq
          (%rcx,%rax), %r8
  movq
          %r8, (%rdi,%rax)
  movq
          %rsi, (%rcx,%rax)
  movq
          $8, %rax
  addq
          %r9, %rax
 cmpq
  jne
           .L9
          (%rdi,%rax), %rsi
  movq
          (%rcx,%rax), %r8

  movq

10 movq
          %r8, (%rdi,%rax)
          %rsi, (%rcx,%rax)
11) movq
12 addq
          $8, %rax
13 cmpq
          %r9, %rax
14 jne
           .L9
```



Which of the following pair can we reorder without affecting the correctness if the **branch prediction is perfect**?

- A. (1) and (2)
- B. (3) and (5)
- C. (4) and (6)
- D. (6) and (8)
- E. (3) and (8)




If we can predict the future ...

Consider the following dynamic instructions:

```
(%rdi,%rax), %rsi
① movq
           (%rcx,%rax), %r8
② movq
          %r8, (%rdi,%rax)
3 movq
          %rsi, (%rcx,%rax)
@ movq
          $8, %rax
 addq
          %r9, %rax
© cmpq
⑦ jne
           .L9
          (%rdi,%rax), %rsi
® movq
          (%rcx,%rax), %r8

  movq

10 movq
          %r8, (%rdi,%rax)
          %rsi, (%rcx,%rax)
11) movq
12 addq
          $8, %rax
13 cmpq
          %r9, %rax
14 jne
           .L9
```



Which of the following pair can we reorder without affecting the correctness if the branch prediction is perfect?

- A. (1) and (2)
- B. (3) and (5)
- C. (4) and (6)
- D. (6) and (8)
- E. (3) and (8)

False dependencies

- We are still limited by false dependencies
- They are not "true" dependencies because they don't have an arrow in data dependency graph
 - WAR (Write After Read): a later instruction overwrites the source of an earlier one
 - 5 and 1, 5 and 2, 12 and 8, 12 and 9


addq

cmpq

ine

WAW (Write After Write): a later instruction overwrites the output of an earlier one


43



\$8, %rax

.L9

%r9, %rax



False dependencies

We are still limited by false dependencies

.L9

- They are not "true" dependencies because they don't have an arrow in data dependency graph
 - WAR (Write After Read): a later instruction powerwrites the source of an earlier one
 - 5 and 1, 5 and 2, 12 and 8, 12 and 9

ine

 WAW (Write After Write): a later instruction overwrites the output of an earlier one (%rdi,%rax), %rsi mova • 8 and 1 (%rcx,%rax), %r8 mova cmpq jne movq 7 3 (%rcx,%rax), %r8 movq 13 %r8, (%rdi,%rax) movq %rsi, (%rcx,%rax) movq \$8, %rax addq 11 %r9, %rax cmpq 44

What if we can use more registers...

```
(%rdi,%rax), %t0
        (%rdi,%rax), %rsi
movq
                                         movq
        (%rcx,%rax), %r8
                                                  (%rcx,%rax), %t1
                                         movq
movq
                                                  %t1, (%rdi,%rax)
        %r8, (%rdi,%rax)
                                         movq
movq
        %rsi, (%rcx,%rax)
                                                  %t0, (%rcx,%rax)
movq
                                         movq
        $8, %rax
                                         addq
                                                  $8, %t2
addq
                                                  %r9, %t2
        %r9, %rax
                                         cmpq
cmpq
         .L9
                                                  .L9
jne
                                         jne
        (%rdi,%rax), %rsi
                                                  (%rdi, %t2), %t3
movq
                                         movq
        (%rcx,%rax), %r8
                                                  (%rcx, %t2), %t4
movq
                                         movq
        %r8, (%rdi,%rax)
                                                  %t4, (%rdi,%t2)
movq
                                         movq
        %rsi, (%rcx,%rax)
                                                  %t3, (%rcx, %t2)
                                         movq
movq
                                                  $8, %t5
        $8, %rax
                                         addq
addq
        %r9, %rax
                                                  %r9, %t5
                                         cmpq
cmpq
        .L9
                                         jne
                                                  .L9
jne
```

All false dependencies are gone!!!

The mechanism of OoO: Register renaming + speculative execution

K. C. Yeager, "The MIPS R10000 superscalar microprocessor," in IEEE Micro, vol. 16, no. 2, pp. 28-41, April 1996.

Register renaming + OoO

- Redirecting the output of an instruction instance to a physical register
- Redirecting inputs of an instruction instance from architectural registers to correct physical registers
 - You need a mapping table between architectural and physical registers
 - You may also need reference counters to reclaim physical registers
- OoO: Executing an instruction all operands are ready (the values of depending physical registers are generated)
 - You will need an issue logic to issue an instruction to the target functional unit


Can we really execute instructions OoO?

- Exceptions may occur anytime divided by 0, page fault
 - A later instruction cannot write back its own result otherwise the architectural states won't be correct
 - Instructions after the one causes the exception should not be executed
- Hardware can schedule instruction across branch instructions with the help of branch prediction
 - Fetch instructions according to the branch prediction
 - However, branch predictor can never be perfect


Speculative Execution

- **Speculative** execution mode: an executing instruction is considered as **speculative** before the processor hasn't determined if the instruction should be executed or not
- Reorder buffer (ROB)
 - The processor allocates an entry for each instruction in a reorder buffer
 - Store results in reorder buffer and physical registers when the instruction is still speculative
 - If an earlier instruction failed to commit due to an exception or mis-prediction, the physical registers and all ROB entries after the failed-to-commit instruction are flushed
- Commit/Retire
 - Present the execution result to the running program and in architectural registers when all prior instructions are non-speculative
 - Release the ROB entry

Data "forwarding"



Register renaming + OoO + RoB



Register renaming
Only 1 of them can have a instruction at the same cycle

```
movq (%rdi,%rax), %rsi
movq (%rcx,%rax), %r8
movq %r8, (%rdi,%rax)
movq %rsi, (%rcx,%rax)
addq $8, %rax
cmpq %r9, %rax
jne .L9
movq (%rdi,%rax), %rsi
movq (%rcx,%rax), %r8
movq %r8, (%rdi,%rax)
movq %rsi, (%rcx,%rax)
addq $8, %rax
```

① cmpq %r9, %rax

jne .L9

IF ID REN M1 M2 M3 M4 ALU MUL BR ROB 1 (1) (2) (1)	
2 (2) (1)	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	

	Physical Register
rax	P6
rcx	
rdi	
rsi	P4
r8	P5

	Valid	Value	In use		Valid	Value	In use
P1				P6			
P2				P7			
Р3				P8			
P4				P9			
P5				P10			

```
o movq (%rdi,%rax), %rsi → P1
```

- @ movq (%rcx,%rax), %r8
- movq %r8, (%rdi,%rax)
- movq %rsi, (%rcx,%rax)
- ⑤ addq \$8, %rax
- © cmpq %r9, %rax
- [→] jne .L9
- ® movq (%rdi,%rax), %rsi
- movq (%rcx,%rax), %r8
- 10 movq %r8, (%rdi,%rax)
- 11) movq %rsi, (%rcx,%rax)
- 12 addq \$8, %rax
- 13 cmpq %r9, %rax
- 14 jne .L9

Only 1 of them can ha	ave a instruc	ction at the	same cycle

	IF	ID	REN	M1	M2	M3	M4	ALU	MUL	BR	ROB
1	(1)										
2	(2)	(1)									
3	(3)	(2)	(1)								
4	(4)	(3)	(2)	(1)							
5											
6											
7											
8											
9											
10											
11											
12											
13											
14											
15											
16											

	Physical Register
rax	
rcx	
rdi	
rsi	P1
r8	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2				P7			
Р3				P8			
P4				P9			
P5				P10			

```
    movq (%rdi,%rax), %rsi → P1
```

- ② movq (%rcx,%rax), %r8 → P2
- movq %r8, (%rdi,%rax)
- movq %rsi, (%rcx,%rax)
- ⊚ addq \$8, %rax
- © cmpq %r9, %rax
- [⊙] jne .L9
- ® movq (%rdi,%rax), %rsi
- movq (%rcx,%rax), %r8
- 10 movq %r8, (%rdi,%rax)
- 11) movq %rsi, (%rcx,%rax)
- 12 addq \$8, %rax
- 13 cmpq %r9, %rax
- 14) jne .L9

Only 1 of them can ha	ave a instruc	ction at the	same cycle

	IF	ID	REN	M1	M2	M3	M4	ALU	MUL	BR	ROB
1	(1)										
2	(2)	(1)									
3	(3)	(2)	(1)								
4	(4)	(3)	(2)	(1)							
5	(5)	(4)	(3)	(2)	(1)						
6											
7											
8											
9											
10											
11											
12											
13											
14											
15											
16											

	Physical Register
rax	
rcx	
rdi	
rsi	P1
r8	P2

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
Р3				P8			
P4				P9			
P5				P10			

```
  movq (%rdi,%rax), %rsi → P1
```

- ② movq (%rcx,%rax), %r8 → P2
- movq %r8, (%rdi,%rax)
- movq %rsi, (%rcx,%rax)
- ⑤ addq \$8, %rax
- © cmpq %r9, %rax
- [⊙] jne .L9
- ® movq (%rdi,%rax), %rsi
- movq (%rcx,%rax), %r8
- 10 movq %r8, (%rdi,%rax)
- 11) movq %rsi, (%rcx,%rax)
- 12 addq \$8, %rax
- 13 cmpq %r9, %rax
- 14 jne .L9

Only 1 of them can	have a instruc	tion at the	same cycle

	IF	ID	REN	M1	M2	M3	M4	ALU	MUL	BR	ROB
1	(1)										
2	(2)	(1)									
3	(3)	(2)	(1)								
4	(4)	(3)	(2)	(1)							
5	(5)	(4)	(3)	(2)	(1)						
6	(6)	(5)	(3)(4)		(2)	(1)					
7											
8											
9											
10											
11											
12											
13											
14											
15											
16											

	Physical Register
rax	
rcx	
rdi	
rsi	P1
r8	P2

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
Р3				P8			
P4				P9			
P5				P10			

```
    movq (%rdi,%rax), %rsi → P1
    movq (%rcx,%rax), %r8 → P2
    movq %r8, (%rdi,%rax)
    movq %rsi, (%rcx,%rax)
```

- ⑤ addq \$8, %rax → P3
- © cmpq %r9, %rax
- [⊙] jne .L9
- ® movq (%rdi,%rax), %rsi
- movq (%rcx,%rax), %r8
- 10 movq %r8, (%rdi,%rax)
- 10 movq %rsi, (%rcx,%rax)
- 12 addq \$8, %rax
- 13 cmpq %r9, %rax
- 14 jne .L9

Only 1 of them can have a	instruction at the same cycle

		IF	ID	REN	M1	M2	М3	M4	ALU	MUL	BR	ROB
	1	(1)										
	2	(2)	(1)									
	3	(3)	(2)	(1)								
	4	(4)	(3)	(2)	(1)							
	5	(5)	(4)	(3)	(2)	(1)						
	6	(6)	(5)	(3)(4)		(2)	(1)					
	7	(7)	(6)	(3)(4)(5)			(2)	(1)				
	8											
	9											
•	10											
,	11											
•	12											
•	13											
•	14											
	15											
	16											

	Physical Register
rax	Р3
rcx	
rdi	
rsi	P1
r8	P2

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
Р3	0		1	P8			
P4				P9			
P5				P10			

Register renaming
Only 1 of them can have a instruction at the same cycle

```
movq (%rdi,%rax), %rsi → P1
movq (%rcx,%rax), %r8 \rightarrow P2
movq %r8, (%rdi,%rax)
movq %rsi, (%rcx,%rax)
addq $8, %rax
```

- cmpq %r9, %rax
- jne .L9
- movq (%rdi,%rax), %rsi
- movq (%rcx,%rax), %r8
- 10 movq %r8, (%rdi,%rax)
- movq %rsi, (%rcx,%rax)
- addq \$8, %rax
- cmpq %r9, %rax
- jne .L9

	Offiny 1 Of					arrio oyolo
IF ID	REN	M1 M2 M3	M4 ALU	MUL	BR	ROB

	IF	ID	REN	M1	M2	M3	MA	ALU	MUL	ЬR	ROB
1			KLIN	IVI	1712	IVIO	101-4	ALO	IVIOL	DI	- KOD
	(1)	(4)									
2	(2)	(1)						Ins	struct	ion (4) is
3	(3)	(2)	(1)							_	
4	(4)	(3)	(2)	(1)				rur	nning	ahead	10 k
5	(5)	(4)	(3)	(2)	(1)					2)	
6	(6)	(5)	(3)(4)		(2)	(1)			(,	3)	
7	(7)	(6)	(3)(4)(5)			(2)	(1)				
8	(8)	(7)	(3)(5)(6)	(4)			(2)				(1)
9											
10											
11											
12											
13											
14											
15											
16											

	Physical Register
rax	Р3
rcx	
rdi	
rsi	P1
r8	P2

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	0		1	P7			
Р3	0		1	P8			
P4				P9			
P5				P10			

Announcements

- Assignment 4 due next Tuesday
- Reading Quiz 7 due next Tuesday before the lecture
- Final Examine
 - 12/7 (in class) 80 minutes paper-based. Same rules as the midterm, including CSMS comprehensive examine.
 - 12/11 6pm 12/14 6pm (any 3-hour you pick) open-ended questions, multiple choices, and programming assessments (TBD)

Computer Science & Engineering

203



