
Memory Hierarchy Inside Out: (2) The A, B, C s of caches

Hung-Wei Tseng

von Neuman Architecture








Program

0f00bb27 00c2e800 Instructions 509cbd23 80000008 00005d24 0000bd24 2ca422a0 130020e4 00003d24 2ca4e2b3


00c2f000 8000000 00c2f800 80000008 00c30000 8000000

Storage

Recap: Performance gap between Processor/Memory



Memory Hierarchy



Outline

- Locality in applications (cont.)
- Architecting the cache
- The A, B, Cs of the cache

Why adding small SRAMs would work?

Because of localities of memory references!

Data locality

Which description about locality of arrays matrix and vector in the following

- A. Access of matrix has temporal locality, vector has spatial locality
- B. Both matrix and vector have temporal locality, and vector also has spatial locality
- C. Access of matrix has spatial locality, vector has temporal locality
- D. Both matrix and vector have spatial locality and temporal locality
- E. Both matrix and vector have spatial locality, and vector also has temporal locality

Code locality

```
for(uint32_t i = 0; i < m; i++) {
    result = 0;
    for(uint32_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

repeat many times — temporal locality!

```
keep going to the next instruction — spatial locality
```

```
spatial locality
i = 0;
while(i < m) {</pre>
    result = 0;
    j = 0;
    while(j < n) {
        a = matrix[i][j];
        b = vector[j];
        temp = a*b;
        result = result + temp
    output[i] = result;
    i++;
```

How do you prepare closed-book exams?

- Review questions from prior years
- Review the whole chapter
- Practice similar questions
- Practice many times

Temporal locality

Spatial locality

Spatial locality

Temporal locality

Locality

- Spatial locality application tends to visit nearby stuffs in the memory
 - Code the current instruction, and then the next

Most of time, your program is just visiting a limited amount of data/instructions within a code—loops, figiven timeframe

Data — the same data can be read/write many times

Locality and cache design

 The cache must be able to get chunks of near-by items every time to exploit spatial locality

 The cache must be able to keep a frequently used block for a while to exploit temporal locality

Architecting the Cache: capture the localities!

Locality and cache design

- The cache must be able to get chunks of near-by items every time to exploit spatial locality
 We need to keep a block of data every time we put things in
- The cache must be able to keep a frequently used block for a while to exploit temporal locality

the cache

We need to keep multiple blocks of data in the cache

Processor Core

Load/store only access a "word" each time

load 0x000A

OxFFF 0x0000 EEEE FFFF BBBB EEEE AAAA BBBB CCCC DDDD EEEE FFFF GGGG HHHH AAAA CCCC DDDD GGGG HHHH CCCC DDDD GGGG HHHH AAAA BBBB CCCC DDDD FFFF GGGG HHHH 0x1FFF 0x1000 DDDD EEEE FFFF GGGG НННН AAAA BBBB CCCC DDDD EEEE FFFF GGGG НННН AAAA BBBB CCCC DDDD CCCC DDDD GGGG BBBB CCCC GGGG AAAA 0x2000 0x2FFF 0x3FFF 0x3000 0x4FFF 0x4000 0x5FFF 0x5000 0x6FFF 0x6000 0x7000 0x7FFF 0x8FFF 0x8000

To capture "spatial" locality, \$ fetch a "block" **Processor** Core lw 0x0024 "Logically" partition Registers memory space into Assume each block is 16 bytes "blocks" **OxFFF** 0x0000 AABB FFFF HHHH CCDD EEFF **GGHH** 0x1000 0x1FFF AAAA BBBB CCCC DDDD EEEE 0x2000 0x2FFF 0x3FFF 0x3000 0x4FFF 0x4000 0x5FFF 0x5000 0x6FFF 0x6000 0x7000 0x7FFF 0x8FFF 0x8000



What's a block?

0x0011,

the offset of the byte within a block

the data in memory

0123456789ABCDEF

0x0000, 0x0001, 0x0002, ..., 0x000F This is CS 203:

..., 0x001 F Advanced Compute

the byte addresses of each byte in the block

the address in each block starts with the same "prefix"

0x0012,


Processor Core Registers

How to tell who is there?

the common address prefix in each block

tag array **0123456789ABCDEF**

0x000	This is CS 203:
0x001	Advanced Compute
0xF07	r Architecture!
0x100	This is CS 203:
0x310	Advanced Compute
0x450	r Architecture!
0x006	This is CS 203:
0x537	Advanced Compute
0x266	r Architecture!
0x307	This is CS 203:
0x265	Advanced Compute
0x80A	r Architecture!
0x620	This is CS 203:
0x630	Advanced Compute
0x705	r Architecture!
0x216	This is CS 203:



Tell if the block here can be used Tell if the block here is modified

Va		tag	data 0123456789ABCDEF
1	1	0x000	This is CS 2 3:
1	1	0x001	Advanced Compute
1	0	0xF07	r Architecture!
0	1	0x100	This is CS 203:
1	1	0x310	Advanced Compute
1	1	0x450	r Architecture!
0	1	0x006	This is CS 203:
0	1	0x537	Advanced Compute
1	1	0x266	r Architecture!
1	1	0x307	This is CS 203:
0	1	0x265	Advanced Compute
-0	1	0x80A	r Architecture!
1	1	0x620	This is CS 203:
1	1	0x630	Advanced Compute
1	0	0x705	r Architecture!
0	1	0x216	This is CS 203:

Processor Core

Registers

load

Hash-like structure — direct-mapped cache

V D data tag block offset **0123456789ABCDEF** tag 0x00 This is index **Advanced Compute** 0x10 load 0x0008 r Architecture! 0xA1 0x10 This is **CS** 203: 0x31 Advanced Compute r Architecture! 0x45 0x404 This is **CS** 203: 0 0x41 0x68 **Advanced Compute** 0 0x40 not found, r Architecture! go to lower-level memo 0x29 **0xDE** This is CS 203: 0 **0xCB Advanced Compute**

0x8A

0x60

0x70

0x10

0x11

203:

r Architecture!

This is **CS** 203:

r Architecture!


This is **CS** 203:

Advanced Compute

0

0

What happens when we read data



- Processor sends load request to L1-\$
 - if hit
 - return data
 - if miss
 - Fetch a block
 - Select a victim block
 - If the target is not occupied place the fetched block in the target location
 - If the target is full select a victim block using some policy


Let's simulate the simple cache!

Simulate a direct-mapped cache

 A direct mapped (1-way) cache with 256 bytes total capacity, a block size of 16 bytes

• # of blocks =
$$\frac{256}{16}$$
 = 16

- lg(16) = 4 : 4 bits are used for the index
- lg(16) = 4 : 4 bits are used for the byte offset
- The tag is 64 (4 + 4) = 56 bits



Matrix vector revisited

```
for(uint32_t i = 0; i < m; i++) {
    result = 0;
    for(uint32_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

Matrix vector revisited tag index

```
for(uint32_t i = 0; i < m; i++) {
    result = 0;
    for(uint32_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

tag

	ı
	OV
10	CA

	Address (Hex)	Address (Binary)
&a[0][0]	0x558FE0A1D3 <mark>3</mark> 0	0b10101100011111111000001010000111010011 <mark>0011</mark> 0000
&b[0]	0x558FE0A1DC <mark>3</mark> 0	0b1010110001111111100000101000011101110
&a[0][1]	0x558FE0A1D3 <mark>3</mark> 8	0b10101100011111111000001010000111010011 <mark>0011</mark> 1000
&b[1]	0x558FE0A1DC <mark>3</mark> 8	0b1010110001111111100000101000011101110
&a[0][2]	0x558FE0A1D3 <mark>4</mark> 0	0b10101100011111111000001010000111010011 <mark>0100</mark> 0000
&b[2]	0x558FE0A1DC <mark>4</mark> 0	0b1010110001111111100000101000011101110
&a[0][3]	0x558FE0A1D3 <mark>4</mark> 8	0b10101100011111111000001010000111010011 <mark>0100</mark> 1000
&b[3]	0x558FE0A1DC <mark>4</mark> 8	0b1010110001111111100000101000011101110
&a[0][4]	0x558FE0A1D3 <mark>5</mark> 0	0b10101100011111111000001010000111010011 <mark>0101</mark> 0000
&b[4]	0x558FE0A1DC <mark>5</mark> 0	0b1010110001111111100000101000011101110
&a[0][5]	0x558FE0A1D3 <mark>5</mark> 8	0b10101100011111111000001010000111010011 <mark>0101</mark> 1000
&b[5]	0x558FE0A1DC <mark>5</mark> 8	0b1010110001111111100000101000011101110
&a[0][6]	0x558FE0A1D3 <mark>6</mark> 0	0b10101100011111111000001010000111010011 <mark>0110</mark> 0000
&b[6]	0x558FE0A1DC <mark>6</mark> 0	0b1010110001111111100000101000011101110
&a[0][7]	0x558FE0A1D3 <mark>6</mark> 8	0b10101100011111111000001010000111010011 <mark>0110</mark> 1000
&b[7]	0x558FE0A1DC <mark>6</mark> 8	0b1010110001111111100000101000011101110
&a[0][8]	0x558FE0A1D3 <mark>7</mark> 0	0b10101100011111111000001010000111010011 <mark>0111</mark> 0000
&b[8]	0x558FE0A1DC <mark>7</mark> 0	0b1010110001111111100000101000011101110
&a[0][9]	0x558FE0A1D3 <mark>7</mark> 8	0b10101100011111111000001010000111010011 <mark>0111</mark> 1000
&b[9]	0x558FE0A1DC <mark>7</mark> 8	0b1010110001111111100000101000011101110

Simulate a direct-mapped cache

tag index

V	D	Tag	Data	
0	0			
0	0			
0	0			
1	0	0x558FE0A1DC	b[0], b[1]	
1	0	0x558FE0A1DC	_b[2], b[3]	
0	0			
0	0			
0	0			
0	0			
0	0		This cache	doesn't work!!
0	0			ollisions!
0	0			
0	0			
0	0			
0	0			
0	0			

	Address (Hex)	
&a[0][0]	0x558FE0A1D3 <mark>3</mark> 0	mis
&b[0]	0x558FE0A1DC <mark>3</mark> 0	mis
&a[0][1]	0x558FE0A1D3 <mark>3</mark> 8	mis
&b[1]	0x558FE0A1DC <mark>3</mark> 8	mis
&a[0][2]	0x558FE0A1D3 <mark>4</mark> 0	mis
&b[2]	0x558FE0A1DC <mark>4</mark> 0	mis
&a[0][3]	0x558FE0A1D3 <mark>4</mark> 8	mis
&b[3]	0x558FE0A1DC <mark>4</mark> 8	mis
&a[0][4]	0x558FE0A1D3 <mark>5</mark> 0	mis
&b[4]	0x558FE0A1DC <mark>5</mark> 0	mis
&a[0][5]	0x558FE0A1D3 <mark>5</mark> 8	mis
&b[5]	0x558FE0A1DC <mark>5</mark> 8	mis
&a[0][6]	0x558FE0A1D3 <mark>6</mark> 0	mis
&b[6]	0x558FE0A1DC <mark>6</mark> 0	mis
&a[0][7]	0x558FE0A1D3 <mark>6</mark> 8	mis
&b[7]	0x558FE0A1DC <mark>6</mark> 8	mis
&a[0][8]	0x558FE0A1D3 <mark>7</mark> 0	mis
&b[8]	0x558FE0A1DC <mark>7</mark> 0	mis
&a[0][9]	0x558FE0A1D3 <mark>7</mark> 8	
&b[9]	0x558FE0A1DC <mark>7</mark> 8	

Processor Core

Registers

Hash-like structure — direct-mapped cache

V D

block offset tag index

load 0x4048


go to lower-level memo

The biggest issue with hash is — Collision!

V	ע	tag	0123456789ABCDEF
4	1	0x00	This is CS 203:
1	1	0x10	Advanced Compute
1	0	0xA1	r Architecture!
0	1	0x10	This is CS 203:
1	1	0x31	Advanced Compute
1	1	0x45	r Architecture!
0	1	0x41	This is CS 203:
0	1	0x68	Advanced Compute
1	1	0x29	r Architecture!
1	1	0xDE	This is CS 203:
0	1	0xCB	Advanced Compute
0	1	0x8A	r Architecture!
1	1	0x60	This is CS 203:
1	1	0x70	Advanced Compute
1	0	0x10	r Architecture!
0	1	0x11	This is CS 203:

data

Way-associative cache



Now, 2-way, same-sized cache

 A 2-way cache with 256 bytes total capacity, a block size of 16 bytes

• # of blocks =
$$\frac{256}{16}$$
 = 16
• # of sets = $\frac{16}{2}$ = 8 (2-way: 2 blocks in a set)

- lg(8) = 3:3 bits are used for the index
- lg(16) = 4 : 4 bits are used for the byte offset
- The tag is 64 (4 + 4) = 56 bits
- For example: 0x 8 0 0 0 0 0 0 8 0 = 0b1000 0000 0000 0000 0000 0000 1000 0000 tag

Matrix vector revisited tag index

```
tag index
```

```
for(uint32_t i = 0; i < m; i++) {
    result = 0;
    for(uint32_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

	Address (Hex)	Address (Binary)
&a[0][0]	0x558FE0A1D3 <mark>3</mark> 0	0b101011000111111110000010100001110100110 <mark>011</mark> 0000
&b[0]	0x558FE0A1DC <mark>3</mark> 0	0b1010110001111111100000101000011101110
&a[0][1]	0x558FE0A1D3 <mark>3</mark> 8	0b10101100011111110000010100001110100110 <mark>011</mark> 1000
&b[1]	0x558FE0A1DC <mark>3</mark> 8	0b10101100011111110000010100001110111000 <mark>011</mark> 1000
&a[0][2]	0x558FE0A1D340	0b10101100011111110000010100001110100110 <mark>100</mark> 0000
&b[2]	0x558FE0A1DC <mark>4</mark> 0	0b <mark>10101011000111111110000010100001110111</mark>
&a[0][3]	0x558FE0A1D3 <mark>4</mark> 8	0b10101100011111110000010100001110100110 <mark>100</mark> 1000
&b[3]	0x558FE0A1DC <mark>4</mark> 8	0b1010110001111111100000101000011101110
&a[0][4]	0x558FE0A1D3 <mark>5</mark> 0	0b10101100011111110000010100001110100110 <mark>101</mark> 0000
&b[4]	0x558FE0A1DC <mark>5</mark> 0	0b1010110001111111100000101000011101110
&a[0][5]	0x558FE0A1D3 <mark>5</mark> 8	0b101011000111111110000010100001110100110 <mark>101</mark> 1000
&b[5]	0x558FE0A1DC <mark>5</mark> 8	0b1010110001111111100000101000011101110
&a[0][6]	0x558FE0A1D3 <mark>6</mark> 0	0b10101100011111110000010100001110100110 <mark>110</mark> 0000
&b[6]	0x558FE0A1DC <mark>6</mark> 0	0b1010110001111111100000101000011101110
&a[0][7]	0x558FE0A1D368	0b10101100011111110000010100001110100110 <mark>110</mark> 1000
&b[7]	0x558FE0A1DC68	0b1010110001111111100000101000011101110
&a[0][8]	0x558FE0A1D370	0b10101100011111110000010100001110100110 <mark>111</mark> 0000
&b[8]	0x558FE0A1DC70	0b10101100011111110000010100001110111000 <mark>111</mark> 0000
&a[0][9]	0x558FE0A1D378	0b10101100011111110000010100001110100110 <mark>111</mark> 1000
&b[9]	0x558FE0A1DC78	0b1010110001111111100000101000011101110

Simulate a 2-way cache

V	D	Tag	Data	V	D	Tag	Data
0	0			0	0		
0	0			0	0		
0	0			0	0		
1	0	0xAB1FC143A6	a[0][0], a[0][1]	1	0	0xAB1FC143B8	b[0], b[1]
1	0	0xAB1FC143A6	a[0][2], a[0][3]	1	0	0xAB1FC143B8	b[2], b[3]
0	0			0	0		
0	0			0	0		
0	0			0	0		

	Address (Hex)	Tag	Index	
&a[0][0]	0x558FE0A1D330	0xAB1FC143A6	0x3	miss
&b[0]	0x558FE0A1DC30	0xAB1FC143B8	0x3	miss
&a[0][1]	0x558FE0A1D338	0xAB1FC143A6	0x3	hit
&b[1]	0x558FE0A1DC38	0xAB1FC143B8	0x3	hit
&a[0][2]	0x558FE0A1D340	0xAB1FC143A6	0x4	miss
&b[2]	0x558FE0A1DC40	0xAB1FC143B8	0x4	miss
&a[0][3]	0x558FE0A1D348	0xAB1FC143A6	0x4	hit
&b[3]	0x558FE0A1DC48	0xAB1FC143B8	0x4	hit
&a[0][4]	0x558FE0A1D350	0xAB1FC143A6	0x5	miss
&b[4]	0x558FE0A1DC50	0xAB1FC143B8	0x5	miss
&a[0][5]	0x558FE0A1D358	0xAB1FC143A6	0x5	hit
&b[5]	0x558FE0A1DC58	0xAB1FC143B8	0x5	hit
&a[0][6]	0x558FE0A1D360	0xAB1FC143A6	0x6	miss
&b[6]	0x558FE0A1DC60	0xAB1FC143B8	0x6	miss
&a[0][7]	0x558FE0A1D368	0xAB1FC143A6	0x6	hit
&b[7]	0x558FE0A1DC68	0xAB1FC143B8	0x6	hit
&a[0][8]	0x558FE0A1D370	0xAB1FC143A6	0x7	miss
&b[8]	0x558FE0A1DC70	0xAB1FC143B8	0x7	miss
&a[0][9]	0x558FE0A1D378	0xAB1FC143A6	0x7	hit
&b[9]	0x558FE0A1DC78	0xAB1FC143B8	0x7	hit

Put everything all together: How cache interacts with CPU

What happens when we write data



- Processor sends load request to L1-\$
 - if hit
 - return data set DIRTY
 - if miss
 - Select a victim block
 - If the target "set" is not full select an empty/invalidated block as the victim block
 - If the target "set is full select a victim block using some policy
 - LRU is preferred to exploit temporal locality!

- Write back the block to lower-level memory hierarchy
- Fetch the requesting block from lower-level memory hierarchy and place in the victim block

If write-back or fetching causes any miss, repeat the same process

Present the write "ONLY" in L1 and set DIRTY

- 0xDEADBE EF
- Write & Set dirty Write &Set dirty

write back


L2\$

write back fetch block 0 x ?a???BE

0xDEADBE

DRAM

What happens when we read data




- Processor sends load request to L1-\$
 - if hit
 - return data
 - if miss
 - Select a victim block
 - If the target "set" is not full select an empty/invalidated block as the victim block
 - If the target "set is full select a victim block using some policy
 - LRU is preferred to exploit temporal locality!

If the victim block is "dirty" & "valid"

- Write back the block to lower-level memory hierarchy
- Fetch the requesting block from lower-level memory hierarchy and place in the victim block
- If write-back or fetching causes any miss, repeat the same process

Way-associative cache



The A, B, Cs of your cache

C = ABS

- C: Capacity in data arrays
- A: Way-Associativity how many blocks within a set
 - N-way: N blocks in a set, A = N
 - 1 for direct-mapped cache
- B: Block Size (Cacheline)
 - How many bytes in a block
- S: Number of Sets:
 - A set contains blocks sharing the same index
 - 1 for fully associate cache



Corollary of C = ABS

set block tag index offset 0b0000100000100001000

memory address:

- number of bits in block offset lg(B)
- number of bits in set index: Ig(S)
- tag bits: address_length lg(S) lg(B)
 - address_length is 64 bits for 64-bit machine address
- $\frac{1}{block_size} \pmod{S} = \text{set index}$

NVIDIA Tegra X1

- L1 data (D-L1) cache configuration of NVIDIA Tegra X1 (used by Nintendo Switch and Jetson Nano)
 - Size 32KB, 4-way set associativity, 64B block
 - Assume 64-bit memory address

Which of the following is correct?

- A. Tag is 49 bits
- B. Index is 8 bits
- C. Offset is 7 bits
- D. The cache has 1024 sets
- E. None of the above



NVIDIA Tegra X1

- L1 data (D-L1) cache configuration of NVIDIA Tegra X1 (used by Nintendo Switch and Jetson Nano)
 - Size 32KB, 4-way set associativity, 64B block
 - Assume 64-bit memory address
 - Which of the following is correct?
 - A. Tag is 49 bits
 - B. Index is 8 bits
 - C. Offset is 7 bits
 - D. The cache has 1024 sets
 - E. None of the above

$$C = A \times B \times S$$

$$32KB = 4 \times 64B \times S$$

$$S = \frac{32KB}{4 \times 64B} = 128$$

$$index = log_2(128) = 7 \ bits$$

$$offset = log_2(64) = 6 bits$$

$$tag = 64 - 7 - 6 = 51$$
 bits

intel Core i7

- L1 data (D-L1) cache configuration of Core i7
 - Size 32KB, 8-way set associativity, 64B block
 - Assume 64-bit memory address
 - Which of the following is NOT correct?
 - A. Tag is 52 bits
 - B. Index is 6 bits
 - C. Offset is 6 bits
 - D. The cache has 128 sets



intel Core i7

- L1 data (D-L1) cache configuration of Core i7
 - Size 32KB, 8-way set associativity, 64B block
 - Assume 64-bit memory address
 - Which of the following is NOT correct?
 - A. Tag is 52 bits
 - B. Index is 6 bits
 - C. Offset is 6 bits
 - D. The cache has 128 sets

$$C = A \times B \times S$$
$$32KB = 8 \times 64B \times S$$

$$S = \frac{32KB}{8 \times 64B} = 64$$

$$index = log_2(64) = 6 \ bits$$

 $offset = log_2(64) = 6 \ bits$
 $tag = 64 - 6 - 6 = 52 \ bits$

Announcement

- Regarding assignments
 - We will drop your lowest scored assignment
 - Please don't email to ask for extension the dropping policy is to accommodate any potential reason for that
 - We don't accept late assignment
 - Please follow the EXACT instructions any small thing you missed in the document can lead to undesirable outcome
 - Start early
 - We don't work 24/7 and we cannot help you last minute
 - Server could get busy last minute, too.
 - Gradescope has different test cases than released ones to prevent any shortcut of performance results you have to test your code carefully to prevent failed execution on gradescope.
 - Assignment 2 is up tomorrow and please START EARLY
 - C++ programming can't the demo regarding performance convince you to use C/C++?
 - Any kind of cheating is NOT ALLOWED and each assignment should be an individual work
 - Gradescope already identified several 100% similar ones we will send those cases to Student Conduct & Academic Integrity Programs Office

First & Last Name ⇒ Swap	‡ File	→ Match Length		◆ Top Source
Sı	sum.cpp	96	100%	S
Si	sum.cpp	96	98%	s

Announcement (cont.)

Reading quiz due next Tuesday

Computer Science & Engineering

203



