
# Memory Hierarchy

Hung-Wei Tseng

#### Recap: Performance gap between Processor/Memory



#### Performance of modern DRAM

			Best case ac	cess time (no pre	echarge)	Precharge needed
Production year	Chip size	DRAM type	RAS time (ns)	CAS time (ns)	Total (ns)	Total (ns)
2000	256M bit	DDR1	21	21	42	63
2002	512M bit	DDR1	15	15	30	45
2004	1G bit	DDR2	15	15	30	45
2006	2G bit	DDR2	10	10	20	30
2010	4G bit	DDR3	13	13	26	39
2016	8G bit	DDR4	13	13	26	39

**Figure 2.4 Capacity and access times for DDR SDRAMs by year of production.** Access time is for a random memory word and assumes a new row must be opened. If the row is in a different bank, we assume the bank is precharged; if the row is not open, then a precharge is required, and the access time is longer. As the number of banks has increased, the ability to hide the precharge time has also increased. DDR4 SDRAMs were initially expected in 2014, but did not begin production until early 2016.

#### **Alternatives?**

Memory technology	Typical access time	\$ per GiB in 2012
SRAM semiconductor memory	0.5–2.5 ns	\$500-\$1000
DRAM semiconductor memory	50-70ns	\$10-\$20
Flash semiconductor memory	5,000-50,000ns	\$0.75-\$1.00
Magnetic disk	5,000,000-20,000,000ns	\$0.05-\$0.10

Fast, but expensive \$\$\$

**Memory Hierarchy** 


fastest

< 1ns

a few ns

tens of ns

tens of ns



32 or 64 words



GBs

TBs





**Memory Hierarchy** 


fastest

< 1ns


a few ns


tens of ns

us/ms




#### L1? L2? L3?






**Memory Hierarchy** 



#### L1? L2? L3?



# Why adding small SRAMs would work?

Because of localities of memory references!

# **Code locality**

```
for(uint32_t i = 0; i < m; i++) {
    result = 0;
    for(uint32_t j = 0; j < n; j++) {
        result += matrix[i][j]*vector[j];
    }
    output[i] = result;
}</pre>
```

repeat many times — temporal locality!

```
keep going to the next instruction — spatial locality
```

```
spatial locality
i = 0;
while(i < m) {</pre>
    result = 0;
    j = 0;
    while(j < n) {
        a = matrix[i][j];
        b = vector[j];
        temp = a*b;
        result = result + temp
    output[i] = result;
    i++;
```

# Locality

- Spatial locality application tends to visit nearby stuffs in the memory
  - Code the current instruction, and then the next

# Most of time, your program is just visiting a limited amount of data/instructions within a code—loops, figiven timeframe

Data — the same data can be read/write many times

# Locality and cache design

 The cache must be able to get chunks of near-by items every time to exploit spatial locality

 The cache must be able to keep a frequently used block for a while to exploit temporal locality

# Architecting the Cache

# Locality and cache design

- The cache must be able to get chunks of near-by items every time to exploit spatial locality
   We need to keep a block of data every time we put things in
  - We need to keep a block of data every time we put things in the cache
- The cache must be able to keep a frequently used block for a while to exploit temporal locality

We need to keep multiple blocks of data in the cache

Processor Core

#### Load/store only access a "word" each time

load 0x000A

**OxFFF** 0x0000 EEEE FFFF BBBB EEEE AAAA BBBB CCCC DDDD EEEE FFFF GGGG HHHH AAAA CCCC DDDD GGGG HHHH CCCC DDDD GGGG HHHH AAAA BBBB CCCC DDDD FFFF GGGG HHHH 0x1FFF 0x1000 DDDD EEEE FFFF GGGG НННН AAAA BBBB CCCC DDDD EEEE FFFF GGGG НННН AAAA BBBB CCCC DDDD CCCC DDDD GGGG BBBB CCCC GGGG AAAA 0x2000 0x2FFF 0x3FFF 0x3000 0x4FFF 0x4000 0x5FFF 0x5000 0x6FFF 0x6000 0x7000 0x7FFF 0x8FFF 0x8000

To capture "spatial" locality, \$ fetch a "block" **Processor** Core lw 0x0024 "Logically" partition Registers memory space into Assume each block is 16 bytes "blocks" **OxFFF** 0x0000 AABB FFFF HHHH CCDD EEFF **GGHH** 0x1000 0x1FFF AAAA BBBB CCCC DDDD EEEE 0x2000 0x2FFF 0x3FFF 0x3000 0x4FFF 0x4000 0x5FFF 0x5000 0x6FFF 0x6000 0x7000 0x7FFF 0x8FFF 0x8000



What's a block?

0x0011,

the offset of the byte within a block

the data in memory

**0123456789ABCDEF** 

0x0000, 0x0001, 0x00002, ..., 0x000F This is CS 203:

..., 0x001 F Advanced Compute

the byte addresses of each byte in the block

the address in each block starts with the same "prefix"

0x0012,


# Processor Core Registers

#### How to tell who is there?

the common address prefix in each block

tag array **0123456789ABCDEF** 

0x000	This is CS 203:
0x001	Advanced Compute
0xF07	r Architecture!
0x100	This is CS 203:
0x310	Advanced Compute
0x450	r Architecture!
0x006	This is CS 203:
0x537	Advanced Compute
0x266	r Architecture!
0x307	This is CS 203:
0x265	Advanced Compute
0x80A	r Architecture!
0x620	This is CS 203:
0x630	Advanced Compute
0x705	r Architecture!
0x216	This is CS 203:



Tell if the block here can be used Tell if the block here is modified

Vali	Dirt	tag	data 0123456789ABCDEF
1	1	0x000	This is CS 2 3:
1	1	0x001	Advanced Compute
1	0	0xF07	r Architecture!
0	1	0x100	This is CS 203:
1	1	0x310	Advanced Compute
1	1	0x450	r Architecture!
0	1	0x006	This is CS 203:
0	1	0x537	Advanced Compute
1	1	0x266	r Architecture!
1	1	0x307	This is CS 203:
0	1	0x265	Advanced Compute
0	1	0x80A	r Architecture!
1	1	0x620	This is CS 203:
1	1	0x630	Advanced Compute
1	0	0x705	r Architecture!
0	1	0x216	This is CS 203:

Processor Core

Registers

Hash-like structure — direct-mapped cache

V D

block offset tag index 10ad 0x0008

load 0x4048


go to lower-level memo

The biggest issue with hash is — Collision!

<b>V</b>	ע	tag	<b>0123456789ABCDEF</b>
4	1	0x00	This is CS 203:
1	1	0x10	Advanced Compute
1	0	0xA1	r Architecture!
0	1	0x10	This is CS 203:
1	1	0x31	Advanced Compute
1	1	0x45	r Architecture!
0	1	0x41	This is CS 203:
0	1	0x68	Advanced Compute
1	1	0x29	r Architecture!
1	1	0xDE	This is CS 203:
0	1	0xCB	Advanced Compute
0	1	0x8A	r Architecture!
1	1	0x60	This is CS 203:
1	1	0x70	Advanced Compute
1	0	0x10	r Architecture!
0	1	0x11	This is CS 203:

data

# Way-associative cache



#### C = ABS

- C: Capacity in data arrays
- A: Way-Associativity how many blocks within a set
  - N-way: N blocks in a set, A = N
  - 1 for direct-mapped cache
- B: Block Size (Cacheline)
  - How many bytes in a block
- S: Number of Sets:
  - A set contains blocks sharing the same index
  - 1 for fully associate cache



# Corollary of C = ABS


tag index offset 0b00001000001000001000

memory address:

- number of bits in block offset lg(B)
- number of bits in set index: Ig(S)
- tag bits: address\_length lg(S) lg(B)
  - address\_length is 32 bits for 32-bit machine
- (address / block\_size) % S = set index

# Put everything all together: How cache interacts with CPU

# What happens when we read data



- Processor sends load request to L1-\$
  - if hit
    - return data
  - if miss
    - Select a victim block
      - If the target "set" is not full select an empty/invalidated block as the victim block
      - If the target "set is full select a victim block using some policy
      - LRU is preferred to exploit temporal locality!

If the victim block is "dirty" & "valid"

- Write back the block to lower-level memory hierarchy
- Fetch the requesting block from lower-level memory hierarchy and place in the victim block
- If write-back or fetching causes any miss, repeat the same process

# What happens when we write data



- Processor sends load request to L1-\$
  - if hit
    - return data set DIRTY
  - if miss
    - Select a victim block
      - If the target "set" is not full select an empty/invalidated block as the victim block
      - If the target "set is full select a victim block using some policy
      - LRU is preferred to exploit temporal locality!

- Write back the block to lower-level memory hierarchy
- Fetch the requesting block from lower-level memory hierarchy and place in the victim block

If write-back or fetching causes any miss, repeat the same process

Present the write "ONLY" in L1 and set DIRTY

- 0xDEADBE EF
- Write & Set dirty Write &Set dirty

write back

**L2**\$

write back 0 x ?a???BE

fetch block **0**xDEADBE

**DRAM** 

# Simulate the cache!

# Simulate a direct-mapped cache

- Consider a direct mapped (1-way) cache with 256 bytes total capacity, a block size of 16 bytes, and the application repeatedly reading the following memory addresses:
  - Ob100000000, Ob100001000, Ob1000010000, Ob1000010100,
     Ob1100010000
    - $\bullet$  C = ABS
    - S=256/(16\*1)=16
    - lg(16) = 4 : 4 bits are used for the index
    - lg(16) = 4 : 4 bits are used for the byte offset
    - The tag is 48 (4 + 4) = 40 bits
    - For example: 0b1000 0000 0000 0000 0000 0000 1000 0000



# Simulate a direct-mapped cache

	V	D	Tag	Data
0	1	0	0b10	r Architecture!
1	1	0	0b10	This is CS 203:
2	0	0		
3	0	0		
4	0	0		
5	0	0		
6	0	0		
7	0	0		
8	0	0		
9	0	0		
10	0	0		
11	0	0		
12	0	0		
13	0	0		
14	0	0		
15	0	0		

		index	tag
miss	0000	0000	0b <b>1</b> 0
hit!	1000	0000	0b10
miss	0000	0001	0b10
hit!	0100	0001	0b10
miss	0000	0001	0b11
hit!	0000	0000	0b10
hit!	1000	0000	0b10
miss	0000	0001	0b10
hit!	0100	0001	0b10

# Simulate a 2-way cache

- Consider a 2-way cache with 256 bytes total capacity, a block size of 16 bytes, and the application repeatedly reading the following memory addresses:
  - Ob1000000000, Ob100001000, Ob1000010000,
     Ob1000010100, Ob1100010000
    - $\bullet$  C = ABS
    - S=256/(16\*2)=8
    - $8 = 2^3 : 3$  bits are used for the index
    - 16 = 2<sup>4</sup> : 4 bits are used for the byte offset
    - The tag is 32 (3 + 4) = 25 bits
    - For example: 0b1000 0000 0000 0000 0000 0000 0001 0000

tag





# Simulate a 2-way cache

	V	D	Tag	Data	V	D	Tag	Data
0	1	0	0b10	r Architecture!	0	0		
1	1	0	0b10	This is CS 203:	1	0	0b11	Advanced Compute
2	0	0			0	0		
3	0	0			0	0		
4	0	0			0	0		
5	0	0			0	0		
6	0	0			0	0		
7	0	0			0	0		



# Cause of cache misses

#### 3Cs of misses

- Compulsory miss
  - Cold start miss. First-time access to a block
- Capacity miss
  - The working set size of an application is bigger than cache size
- Conflict miss
  - Required data replaced by block(s) mapping to the same set
  - Similar collision in hash

# Simulate a direct-mapped cache

- Consider a direct mapped (1-way) cache with 256 bytes total capacity, a block size of 16 bytes, and the application repeatedly reading the following memory addresses:
  - Ob100000000, Ob100001000, Ob1000010000, Ob1000010100,
     Ob1100010000
    - $\bullet$  C = ABS
    - S=256/(16\*1)=16
    - lg(16) = 4 : 4 bits are used for the index
    - lg(16) = 4 : 4 bits are used for the byte offset
    - The tag is 48 (4 + 4) = 40 bits
    - For example: 0b1000 0000 0000 0000 0000 0000 1000 0000



# Simulate a direct-mapped cache

	V	D	Tag	Data
0	1	0	0b10	r Architecture!
1	1	0	0b10	This is CS 203:
2	0	0		
3	0	0		
4	0	0		
5	0	0		
6	0	0		
7	0	0		
8	0	0		
9	0	0		
10	0	0		
11	0	0		
12	0	0		
13	0	0		
14	0	0		
15	0	0		

tag	index		
0b10	0000	0000	compulsory miss
0b10	0000	1000	hit!
0b10	0001	0000	compulsory miss
0b10	0001	0100	hit!
0b11	0001	0000	compulsory miss
0b10	0000	0000	hit!
0b10	0000	1000	hit!
0b10	0001	0000	conflict miss
0b10	0001	0100	hit!

# Simulate a 2-way cache

- Consider a 2-way cache with 256 bytes total capacity, a block size of 16 bytes, and the application repeatedly reading the following memory addresses:
  - Ob1000000000, Ob100001000, Ob1000010000, Ob1000010100, Ob1000010100, Ob110001000
    - $\bullet$  C = ABS
    - S=256/(16\*2)=8
    - $8 = 2^3 : 3$  bits are used for the index
    - 16 = 2<sup>4</sup> : 4 bits are used for the byte offset
    - The tag is 32 (3 + 4) = 25 bits
    - For example: 0b1000 0000 0000 0000 0000 0000 0001 0000

tag

# Simulate a 2-way cache

	V	D	Tag	Data	V	D	Tag	Data
0	1	0	0b10	r Architecture!	0	0		
1	1	0	0b10	This is CS 203:	1	0	0b11	Advanced Compute
2	0	0			0	0		
3	0	0			0	0		
4	0	0			0	0		
5	0	0			0	0		
6	0	0			0	0		
7	0	0			0	0		

	index	g	ta	
0000 compulsory miss	000	6	10	0b
1000 hit!	000	9	10	0b
0000 compulsory miss	001	9	10	0b
0100 hit!	001	6	10	0b
0000 compulsory miss	001	6	11	0b
0000 hit!	000	6	10	0b
1000 hit!	000	6	10	0b
0000 hit!	001	6	10	0b
0100 hit!	001	6	10	0b

# Basic Hardware Optimization in Improving 3Cs

# **NVIDIA Tegra X1**

- D-L1 Cache configuration of NVIDIA Tegra X1
  - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%


# Improving Direct-Mapped Cache Performance by the Addition of a Small FullyAssociative Cache and Prefetch Buffers

Norman P. Jouppi

# Prefetching


## Characteristic of memory accesses

```
for(i = 0;i < 1000000; i++) {
    D[i] = rand();
}</pre>
```



# Prefetching

```
for(i = 0;i < 1000000; i++) {
    D[i] = rand();
    // prefetch D[i+8] if i % 8 == 0
}</pre>
```




# Prefetching

- Identify the access pattern and proactively fetch data/ instruction before the application asks for the data/instruction
  - Trigger the cache miss earlier to eliminate the miss when the application needs the data/instruction
- Hardware prefetch
  - The processor can keep track the distance between misses. If there
    is a pattern, fetch miss\_data\_address+distance for a miss
- Software prefetch
  - Load data into XO
  - Using prefetch instructions

### Demo

- x86 provide prefetch instructions
- As a programmer, you may insert \_mm\_prefetch in x86 programs to perform software prefetch for your code
- gcc also has a flag "-fprefetch-loop-arrays" to automatically insert software prefetch instructions

### Miss cache



### Victim cache



- A small cache that captures the evicted blocks
  - Can be built as fully associative since it's small
- d/sd OxDEADBEEF · Consult when there is a miss fetch block return block Swap the entry if hit in victim cache

Athlon/Phenom has an 8-entry victim cache

- Reduce conflict misses
- Jouppi [1990]: 4-entry victim cache removed 20% to 95% of conflicts for a 4 KB direct mapped data cache

Id/sd 0xAAAABE | 1d/sd 0xDEADBE | 1d/sd

**DRAM** 

# Victim cache v.s. miss caching

- Both of them improves conflict misses
- Victim cache can use cache block more efficiently swaps when miss
  - Miss caching maintains a copy of the missing data the cache block can both in L1 and miss cache
  - Victim cache only maintains a cache block when the block is kicked out
- Victim cache captures conflict miss better
  - Miss caching captures every missing block




Figure 3-3: Conflict misses removed by miss caching






Figure 3-5: Conflict misses removed by victim caching

# Advanced Hardware Techniques in Improving Memory Performance

# **Blocking cache**



# Multibanks & non-blocking caches




# Pipelined access and multi-banked caches






## The bandwidth between units is limited




### When we handle a miss



assume the bus between L1/L2 only allows a quarter of the cache block go through it

# **Early Restart and Critical Word First**




assume the bus between L1/L2 only allows a quarter of the cache block go through it

# **Early Restart and Critical Word First**


- Don't wait for full block to be loaded before restarting CPU
  - Early restart—As soon as the requested word of the block arrives, send it to the CPU and let the CPU continue execution
  - Critical Word First—Request the missed word first from memory and send it to the CPU as soon as it arrives; let the CPU continue execution while filling the rest of the words in the block. Also called wrapped fetch and requested word first
- Most useful with large blocks
- Spatial locality is a problem; often we want the next sequential word soon, so not always a benefit (early restart).

### Can we avoid the overhead of writes?



assume the bus between L1/L2 only allows a quarter of the cache block go through it

## Write buffer!



assume the bus between L1/L2 only allows a quarter of the cache block go through it

# Can we avoid the "double penalty"?

- Every write to lower memory will first write to a small SRAM buffer.
  - store does not incur data hazards, but the pipeline has to stall if the write misses
  - The write buffer will continue writing data to lower-level memory
  - The processor/higher-level memory can response as soon as the data is written to write buffer.
- Write merge
  - Since application has locality, it's highly possible the evicted data have neighboring addresses. Write buffer delays the writes and allows these neighboring data to be grouped together.

## **Summary of Optimizations**

- Hardware
  - Prefetch compulsory miss
  - Write buffer miss penalty
  - Bank/pipeline miss penalty
  - Critical word first and early restart miss panelty

# How can programmer improve memory performance?

# Data layout


# Memory addressing/alignment

- Almost every popular ISA architecture uses "byte-addressing" to access memory locations
- Instructions generally work faster when the given memory address is aligned
  - Aligned if an instruction accesses an object of size n at address X, the access is aligned if  $X \mod n = 0$ .
  - Some architecture/processor does not support aligned access at all
  - · Therefore, compilers only allocate objects on "aligned" address

# The result of sizeof (struct student)

 Consider the following data structure: struct student { int id; average double \*homework; midterm int participation; participation double midterm; homework double average; id **}**; 64-bit What's the output of printf("%lu\n", sizeof(struct student))? A. 20 B. 28 C. 32 D. 36

### Array of structures or structure of arrays



# Loop interchange/fission/fusion

# Demo — programmer & performance

```
for(i = 0; i < ARRAY_SIZE; i++)
{
  for(j = 0; j < ARRAY_SIZE; j++)
    {
    c[i][j] = a[i][j]+b[i][j];
  }
}</pre>
```

```
for(j = 0; j < ARRAY_SIZE; j++)
{
   for(i = 0; i < ARRAY_SIZE; i++)
   {
      c[i][j] = a[i][j]+b[i][j];
   }
}</pre>
```

 $O(n^2)$ 

**Complexity** 

 $O(n^2)$ 

Same

**Instruction Count?** 

Same

Same

**Clock Rate** 

Same

**Better** 

**CPI** 

Worse

Loop interchange

# **NVIDIA Tegra X1**

- D-L1 Cache configuration of NVIDIA Tegra X1
  - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[8192], b[8192], c[8192], d[8192], e[8192]; 

/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */ 

for(i = 0; i < 512; i++) { 

    e[i] = (a[i] * b[i] + c[i])/d[i]; 

    //load a[i], b[i], c[i], d[i] and then store to e[i] 

}
```


What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%

## **Loop fission**

 $\mathbf{m}$ 

# Loop fission




```
4
```


## **Loop optimizations**

**M** 

# Loop fission







# Loop fusion




m


# Blocking


# Case study: Matrix Multiplication

## **Matrix Multiplication**

```
for(i = 0; i < ARRAY_SIZE; i++) {
  for(j = 0; j < ARRAY_SIZE; j++) {
    for(k = 0; k < ARRAY_SIZE; k++) {
      c[i][j] += a[i][k]*b[k][j];
    }
  }
}</pre>
```







Very likely a miss if

array is large

- If each dimension of your matrix is 2048
  - Each row takes 2048\*8 bytes = 16KB
  - The L1 \$ of intel Core i7 is 32KB, 8-way, 64-byte blocked
  - You can only hold at most 2 rows/columns of each matrix!
  - You need the same row when j increase!


### Block algorithm for matrix multiplication


- Discover the cache miss rate
  - valgrind --tool=cachegrind cmd
    - cachegrind is a tool profiling the cache performance
  - Performance counter
    - Intel® Performance Counter Monitor http://www.intel.com/software/pcm/


### Block algorithm for matrix multiplication

```
for(i = 0; i < ARRAY_SIZE; i++) {
  for(j = 0; j < ARRAY_SIZE; j++) {
    for(k = 0; k < ARRAY_SIZE; k++) {
      c[i][j] += a[i][k]*b[k][j];
    }
}</pre>
```

```
{
```







You only need to hold these sub-matrices in your cache

# **Matrix Transpose**

```
// Transpose matrix b into b_t
                                                                for(i = 0; i < ARRAY_SIZE; i+=(ARRAY_SIZE/n)) {</pre>
                                                                  for(j = 0; j < ARRAY_SIZE; j+=(ARRAY_SIZE/n)) {</pre>
                                                                      b_t[i][j] += b[j][i];
for(i = 0; i < ARRAY_SIZE; i+=(ARRAY_SIZE/n)) {</pre>
  for(j = 0; j < ARRAY_SIZE; j+=(ARRAY_SIZE/n)) {</pre>
    for(k = 0; k < ARRAY_SIZE; k+=(ARRAY_SIZE/n)) {</pre>
                                                                for(i = 0; i < ARRAY_SIZE; i+=(ARRAY_SIZE/n)) {</pre>
        for(ii = i; ii < i+(ARRAY_SIZE/n); ii++)</pre>
                                                                  for(j = 0; j < ARRAY_SIZE; j+=(ARRAY_SIZE/n)) {</pre>
          for(jj = j; jj < j+(ARRAY_SIZE/n); jj++)
                                                                     for(k = 0; k < ARRAY_SIZE; k+=(ARRAY_SIZE/n)) {</pre>
             for(kk = k; kk < k+(ARRAY_SIZE/n); kk++)
                                                                         for(ii = i; ii < i+(ARRAY_SIZE/n); ii++)</pre>
               c[ii][jj] += a[ii][kk]*b[kk][jj];
                                                                           for(jj = j; jj < j+(ARRAY_SIZE/n); jj++)
                                                                             for(kk = k; kk < k+(ARRAY_SIZE/n); kk++)
                                                                                // Compute on b_t
                                                                                c[ii][jj] += a[ii][kk]*b_t[jj][kk];
```

# **Summary of Optimizations**

#### Software

- Data layout capacity miss, conflict miss, compulsory miss
- Blocking capacity miss, conflict miss
- Loop fission conflict miss when \$ has limited way associativity
- Loop fusion capacity miss when \$ has enough way associativity
- Loop interchange conflict/capacity miss

#### Hardware

- Prefetch compulsory miss
- Write buffer miss penalty
- Bank/pipeline miss penalty
- Critical word first and early restart miss panelty