
Modern Processor Design (II): I Guess I Just Feel Like

Hung-Wei Tseng

Recap: von Neuman Architecture







Program

9f00bb27 509cbd23 00005d24 0000bd24 2ca422a0 130020e4 00003d24 2ca4e2b3 00c2e800 00000008 00c2f000 00000008 00c2f800 00000008 00c30000 00000008


Storage

Recap: The "life" of an instruction

- Instruction Fetch (IF) fetch the instruction from memory
- Instruction Decode (ID)
 - Decode the instruction for the desired operation and operands
 - Reading source register values
- Execution (EX)
 - ALU instructions: Perform ALU operations
 - Conditional Branch: Determine the branch outcome (taken/not taken)
 - Memory instructions: Determine the effective address for data memory access
- Data Memory Access (MEM) Read/write memory
- Write Back (WB) Present ALU result/read value in the target register
- Update PC
 - If the branch is taken set to the branch target address
 - Otherwise advance to the next instruction current PC + 4




Recap: Within a cycle...






Recap: "Pipeline" the processor!



Recap: Pipelining



Structural


Recap: hazards Both (1) and (3) are Hazard attempting to access %eax



- @ movl (%rdi), %ecx
- ③ addl %ecx, %eax
- addq \$4, %rdi
- cmpq %rdx, %rdi
- .L3 Structural ine

Hazard

ret



We have only one memory unit, but two

access requests!

We cannot know if we should fetch (7) or (2) before the EX is done Control


IF.

Hazard

Data data is not in %ecx Hazardwhen we start EX data is not in %rdi when we start EX WB EX EX ID

ID

IF.



(6) may not have the outcome from (5)

> **Data Hazard**

Recap: Stall whenever we have a hazard

 Stall: the hardware allows the earlier instruction to proceed, all later instructions stay at the same stage

```
WB
                                EX
① xorl %eax, %eax
                                   MEM
                                       WB
@ movl (%rdi), %ecx
                                IF
                                    ID
                                               EX
                                        ID
                                            ID
                                                   WB
③ addl %ecx, %eax
                                                   EX
                                               ID
@ addq $4, %rdi
                                                       WB
© cmpq %rdx, %rdi
                                                   ID
                                                           ID
                                                                  WB
                                                       ID
                                                                  ID
                                                   IF
                                                           IF
                                                               ID
© jne .L3
```

Slow! — 5 additional cycles

② ret

Recap: Dealing with the conflicts between ID/WB

- The same register cannot be read/written at the same cycle
- Better solution: write early, read late
 - Writes occur at the clock edge and complete long enough before the end of the clock cycle.
 - This leaves enough time for outputs to settle for reads
 - The revised register file is the default one from now!


Recap: How to with the conflicts between MEM and IF?

The memory unit can only accept/perform one request each

cycle

```
① xorl %eax, %eax
② movl (%rdi), %ecx
③ addl %ecx, %eax
④ addq $4, %rdi
IF ID MEM
IF ID Instruction fetch
```

"Split L1" cache!



DRAM

Processor

Core

Registers

data access

D-L1\$

What will do you if you are not sure about an answer in exams?

| | | REFERENCIA CON CONCONENCIA CON CONCONCON CON CONTRACTOR CON CONTRACTOR CONTRA |
|---|--|--|
| | | |
| | | |
| | | |
| HOYONO (O GOODAD KO GOODAD O GOODAD (O GO | | |
| | | |
| | | |
| | | |
| | | |
| | | |

What will you do?

- Guess!
- How to guess?
 - Random?
 - Based on the occurrence of answers?


Outline

- Pipeline Hazards Control Hazards
- Dynamic branch prediction

Control Hazards

Control Hazard

- ① cmpq %rdx, %rdi
- ② jne .L3
- 3 ret



We cannot know if we should fetch (7) or (2) before the EX is done

If the branch instruction "jne" is taken — we have to change the PC to L3

How does the code look like?

```
for (j = 0; j < reps; ++j) {
    for (unsigned i = 0; i < size; ++i) {
        if (data[i] >= threshold)
```

data[i] < threshold

```
loop0:
.LFB0:
   .cfi_startproc
   endbr64
   pushq %rbp
   .cfi_def_cfa_offset 16
   .cfi_offset 6, −16
   movq %rsp, %rbp
   .cfi_def_cfa_register 6
   movq %rdi, -24(%rbp)
   movl \%esi, -28(\%rbp)
   movl \%edx, -32(\%rbp)
   movl %ecx, -36(%rbp)
   mov1 \$0, -8(\%rbp)
   movl \$0, -12(\%rbp)
         .L2
   jmp
```


```
We skip the following code block if We use "backward" branches (taking if
                                      going back) to implement loops
```

```
.L6:
   movl $0, -4(%rbp)
         .L3
   jmp
.L5:
   movl -4(%rbp), %eax
   leaq 0(,%rax,4), %rdx
  movq -24(\%rbp), \%rax
   addq %rdx, %rax
  movl (%rax), %eax
   cmpl %eax, -32(%rbp)
   jg .L4
   addl $1, -8(\%rbp)
.L4:
   addl $1, -4(%rbp)
.L3:
  movl = -28(\%rbp), %eax
```

```
cmpl %eax, -4(%rbp)
  jb .L5
  addl $1, -12(%rbp)
.L2:
  movl -12(%rbp), %eax
  cmpl -36(%rbp), %eax
  jl .L6
  movl = -8(\%rbp), \%eax
  popq %rbp
  .cfi_def_cfa 7, 8
  ret
```

Why can't we proceed without stalls/no-ops?

- How many of the following statements are true regarding why we have to stall for each branch in the current pipeline processor
 - ① The target address when branch is taken is not available for instruction fetch stage of the next cycle
 - ② The target address when branch is not-taken is not available for instruction fetch stage of the next cycle
 - 3 The branch outcome cannot be decided until the comparison result of ALU is not out
 - 4 The next instruction needs the branch instruction to write back its result
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4



Why can't we proceed without stalls/no-ops?

- How many of the following statements are true regarding why we have to stall for each branch in the current pipeline processor
 - The target address when branch is taken is not available for instruction fetch stage of the next cycle
 - ② The target address when branch is not-taken is not available for instruction fetch stage of the next cycle
 - The branch outcome cannot be decided until the comparison result of ALU is not out
 - 4 The next instruction needs the branch instruction to write back its result
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4

Why can't we proceed without stalls/no-ops?


- How many of the following statements are true regarding why we have to stall for each branch in the current pipeline processor
 - The target address when branch is taken is not available for instruction fetch stage of the next cycle You need a cheatsheet for that branch target buffer
 - ② The target address when branch is not-taken is not available for instruction fetch stage of the next cycle.
 - stage of the next cycle

 You need to predict that history/states


 The branch outcome cannot be decided until the comparison result of ALU is not out
 - 4 The next instruction needs the branch instruction to write back its result
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4

Dynamic Branch Prediction

Microprocessor with a "branch predictor"



Detail of a basic dynamic branch predictor




2-bit/Bimodal local predictor

- Local predictor every branch instruction has its own state
- 2-bit each state is described using 2 bits
- Change the state based on actual outcome
- If we guess right no penalty


 If we guess wrong — flush (clear pipeling) registers) for mis-predicted instructions that are currently in IF and ID stages and laken reset the PC

branch PC target PC 0x400048 10 0x400032 **Predict Taken** 0x400080 0x400068 0x401100 0x401080 00 0x4000F8 0x400100



Not taken

Weak




 What's the overall branch prediction (include both branches) accuracy for this nested for loop?

```
i = 0;
do {
    if( i % 2 != 0) // Branch X, taken if i % 2 == 0
        a[i] *= 2;
    a[i] += i;
} while ( ++i < 100);// Branch Y</pre>
```

(assume all states started with 00)

```
A. ~25%B. ~33%C. ~50%D. ~67%
```

E. ~75%



 What's the overall branch prediction (include both branches) accuracy for this nested for loop?

```
i = 0;
do {
    if( i % 2 != 0) // Brace do a
        a[i] *= 2;
    a[i] += i;
} while ( ++i < 100);// Brace do a
    better job?</pre>
```

(assume all states started with 00)

A. ~25%

B. ~33%

C. ~50%

D. ~67%

E. ~75%

For branch Y, almost 100%, For branch X, only 50%

| i | branch? | state | prediction | actual |
|-------|---------|-------|------------|--------|
| 0 | X | 00 | NT | Т |
| 1 | Υ | 00 | NT | Т |
| 1 | X | 01 | NT | NT |
| 2 | Υ | 01 | NT | Т |
| 2 2 3 | X | 00 | NT | Т |
| 3 | Υ | 10 | Т | Т |
| 3 | X | 01 | NT | NT |
| 4 | Υ | 11 | Т | Т |
| 4 | X | 00 | NT | Т |
| 5 | Υ | 11 | Т | Т |
| 5 | X | 01 | NT | NT |
| 6 | Υ | 11 | Т | Т |
| 6 | Χ | 00 | NT | Т |
| 7 | Υ | 11 | Т | Т |

Two-level global predictor

Marius Evers, Sanjay J. Patel, Robert S. Chappell, and Yale N. Patt. 1998. An analysis of correlation and predictability: what makes two-level branch predictors work. In Proceedings of the 25th annual international symposium on Computer architecture (ISCA '98).

 What's the overall branch prediction (include both branches) accuracy for this nested for loop?

(assume all states sta**fe peats** all the time to the states at the states at the time to the states at the states at the time to the states at the states

| Λ | ~25% |
|----|-------|
| А. | ~25/0 |

B. ~33%

C. ~50%

D. ~67%

E. ~75%

For branch Y, almost 100%, For branch X, only 50%

| 1 | Y | D1 | NT | Т |
|---|----|-----------|----|----|
| 3 | X | OO | NT | Т |
| | me | 10 | Т | Т |
| 3 | X | 01 | NT | NT |
| 3 | Υ | 11 | Т | Т |
| 4 | X | 00 | NT | Т |
| 4 | Υ | 11 | Т | Т |
| 5 | X | 01 | NT | NT |
| 5 | Υ | 11 | Т | Т |
| 6 | Χ | 00 | NT | Т |
| 6 | Υ | 11 | Т | Т |
| | | | | |

branch? state prediction actual

00

00

01


NT

NT

NT

NT

Global history (GH) predictor



Performance of GH predictor

```
i = 0;
do {
    if( i % 2 != 0) // Branch X, taken if i % 2 == 0
        a[i] *= 2;
    a[i] += i;
} while ( ++i < 100)// Branch Y</pre>
```

Near perfect after this

| i | branch? | GHR | state | prediction | actual |
|----|---------|-----|-------|------------|--------|
| 0 | X | 000 | 00 | NT | Т |
| 0 | Y | 001 | 00 | NT | Т |
| 1 | Χ | 011 | 00 | NT | NT |
| 1 | Y | 110 | 00 | NT | Т |
| 2 | Χ | 101 | 00 | NT | Т |
| 2 | Y | 011 | 00 | NT | Т |
| 3 | Χ | 111 | 00 | NT | NT |
| 3 | Y | 110 | 01 | NT | Т |
| 4 | Χ | 101 | 01 | NT | Т |
| 4 | Υ | 011 | 01 | NT | Т |
| 5 | Χ | 111 | 00 | NT | NT |
| 5 | Y | 110 | 10 | Т | Т |
| 6 | Χ | 101 | 10 | Т | Т |
| 6 | Y | 011 | 10 | Т | Т |
| 7 | Χ | 111 | 00 | NT | NT |
| 7 | Y | 110 | 11 | Т | Т |
| 8 | Χ | 101 | 11 | Т | Т |
| 8 | Y | 011 | 11 | Т | Т |
| 9 | X | 111 | 00 | NT | NT |
| 9 | Y | 110 | 11 | Т | Т |
| 10 | X | 101 | 11 | Т | Т |
| 10 | Y | 011 | 11 | Т | Т |

Announcement

- Assignment 3 is already up
 - A total of 18 questions to answer
 - Also a programming assignment
 - Please do not expect any last minute help
- Pick up your midterm
 - Outside of WCH 406
 - Please respect others when you pick up
 - Don't mess up the order
 - Don't disturb people who are working in this area

Computer Science & Engineering

203



